Patent US5606671A successfully refreshed from Google Patents.
US5606671A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Serial port using non-maskable interrupt terminal of a microprocessor
Assignee: Canon Inc
•
Filing: 1994-11-04
•
Granted: 1997-02-25
•
Expires: 2014-11-04
Abstract
Abstract A serial port which transmits a start bit of a serial transmission to a non-maskable interrupt terminal of a microprocessor so as to be certain that the microprocessor responds to serial communication. The serial port includes a microprocessor-writable transmit bit connected to the transmit terminal of the serial port, a microprocessor-readable receive bit connected to the receive terminal of the serial port, and an NMI enable switch connected between the receive terminal and the NMI pin of the microprocessor. In a receive mode, the NMI enable switch which initially is in a conductive state, transmits the start bit of serial transmissions directly to the NMI pin of the microprocessor causing the microprocessor to interrupt on-going processes. The microprocessor disables the NMI enable register and, after waiting for serial transmission periods between transmitted bits, reads all eight data bits received at the receive terminal from the received bit. Thereafter, the microprocessor re-enables the NMI enable switch and resumes the suspended on-going processes. In a transmit mode, the microprocessor writes a binary 1, corresponding to a start bit, to the transmit bit, causing a transmit signal to be output from the transmit terminal. The microprocessor then transmits the eight bits corresponding to the desired transmit byte, each bit being separated by the appropriate inter-bit serial communication time interval.
Inventors
- 👤 Robert D. Wadsworth
- 👤 Tony K. Ip
- 👤 Daniel A. Danknick
- 👤 William C. Russell
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:45
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2294; G06F13/00; G06F13/14; G06F13/20; G06F13/24
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
252 words
A serial port comprising: a processor adapted to execute process steps for information processing, said processor including a non-maskable interrupt (NMI) pin, which in response to activation of the NMI pin said processor suspends on-going information processing steps and initiates execution of interrupt process steps; a receive bit signal line for carrying a receive bit readable by said processor, said receive bit signal line being connectable to a receive terminal of the serial port and said receive bit being set to a binary 1 or 0 state in correspondence with voltage levels at the receive terminal; an NMI enable switch, connectable between the receive terminal and the NMI pin of said processor, said NMI enable switch being operable under control of said processor so as to transmit signals at the receive terminal to the NMI pin when said NMI enable switch is enabled, and so as to block transmission of signals to the NMI pin when disabled; wherein the interrupt process steps which are initiated by said processor in response to activation of the NMI pin include process steps to (a) disable said NMI enable switch, (b) wait for a serial transmission period and thereafter read a received bit so as to obtain a transmitted data bit, (c) repeat (b) until at least eight transmitted data bits are obtained, (d) assemble the eight transmitted data bits into an 8-bit byte and store the 8-bit byte, (e) enable the NMI enable switch, and (f) resume execution of the suspended on-going information processing steps.
Claim 2
Dependent Claim
252 words
A serial port comprising: a processor adapted to execute process steps for information processing, said processor including a non-maskable interrupt (NMI) pin, which in response to activation of the NMI pin said processor suspends on-going information processing steps and initiates execution of interrupt process steps; a receive bit signal line for carrying a receive bit readable by said processor, said receive bit signal line being connectable to a receive terminal of the serial port and said receive bit being set to a binary 1 or 0 state in correspondence with voltage levels at the receive terminal; an NMI enable switch, connectable between the receive terminal and the NMI pin of said processor, said NMI enable switch being operable under control of said processor so as to transmit signals at the receive terminal to the NMI pin when said NMI enable switch is enabled, and so as to block transmission of signals to the NMI pin when disabled; wherein the interrupt process steps which are initiated by said processor in response to activation of the NMI pin include process steps to (a) disable said NMI enable switch, (b) wait for a serial transmission period and thereafter read a received bit so as to obtain a transmitted data bit, (c) repeat (b) until at least eight transmitted data bits are obtained, (d) assemble the eight transmitted data bits into an 8-bit byte and store the 8-bit byte, (e) enable the NMI enable switch, and (f) resume execution of the suspended on-going information processing steps.
Claim 3
Dependent Claim
51 words
A serial port according to claim 1, wherein prior to resuming execution of the suspended on-going information processing steps, said processor determines whether a request for debug services has been received via the 8-bit byte and, in a case where a request for debug services has been received, executes debug services.
Claim 4
Dependent Claim
58 words
A serial port according to claim 1, further comprising a transmit bit signal line for carrying a transmit bit writable by said processor, said transmit bit signal line being connectable to a transmit terminal of the serial port so as to send a transmit signal in correspondence to a binary 1 or 0 state of the transmit bit.
Claim 5
Dependent Claim
61 words
A serial port according to claim 3, wherein said processor is adapted to execute transmit process steps which include steps to (a) write a start bit, (b) wait for a serial transmit period and thereafter write a data bit to the transmit bit, (c) repeat (b) until at least eight data bits have been transmitted, and (d) write a stop bit.
Claim 6
Dependent Claim
23 words
A serial port according to claim 4, wherein the transmit bit and the receive bit are stored in one or more processor-addressable registers.
Claim 7
Independent Claim
160 words
A method for effecting serial communication with a processor having a non-maskable interrupt (NMI) pin, which in response to activation of the NMI pin said processor suspends on-going information processing steps and initiates execution of interrupt process steps, said method comprising: interrupting on-going information processing in said processor in response to activation of said NMI pin; disabling an NMI enable switch connected between a receive terminal and the NMI pin so as to block transmission of signals to the NMI pin; waiting for a serial transmission period and thereafter reading a bit received at the receive terminal so as to obtain a transmitted data bit; repeating said waiting step until at least eight transmitted data bits are obtained; assembling the eight transmitted data bits into an 8-bit byte and store the 8-bit byte; enabling the NMI enable switch so as to transmit signals at the receive terminal to the NMI pin; resuming execution of the suspended on-going information processing steps.
Claim 8
Independent Claim
160 words
A method for effecting serial communication with a processor having a non-maskable interrupt (NMI) pin, which in response to activation of the NMI pin said processor suspends on-going information processing steps and initiates execution of interrupt process steps, said method comprising: interrupting on-going information processing in said processor in response to activation of said NMI pin; disabling an NMI enable switch connected between a receive terminal and the NMI pin so as to block transmission of signals to the NMI pin; waiting for a serial transmission period and thereafter reading a bit received at the receive terminal so as to obtain a transmitted data bit; repeating said waiting step until at least eight transmitted data bits are obtained; assembling the eight transmitted data bits into an 8-bit byte and store the 8-bit byte; enabling the NMI enable switch so as to transmit signals at the receive terminal to the NMI pin; resuming execution of the suspended on-going information processing steps.
Claim 9
Dependent Claim
46 words
A method according to claim 6, further comprising the step, prior to said resuming step, of determining whether a request for debug services has been received via the 8-bit byte and, in a case where a request for debug services has been received, executing debug services.
Claim 10
Dependent Claim
53 words
A method according to claim 6, further comprising the steps of: writing a start bit to a transmit terminal; waiting for a serial transmit period and thereafter writing a data bit to the transmit terminal; repeating said waiting step until at least eight data bits have been transmitted; and writing a stop bit.
Claim 11
Dependent Claim
37 words
A method according to claim 8, wherein the transmit bit and the receive bit are stored in one or more processor-addressable registers, and further comprising steps to read and to write said one or more processor-addressable registers.
References Cited (Backward Citations)
US4641263A
Cited
US4608700A
Cited
US4979095A
Cited
GB2176917A
Cited
JPS6383826A
Cited
US5086388A
Cited
US5140679A
Cited
US5083259A
Cited
WO1990006548A1
Cited
US5298921A
Cited
US5291609A
Cited
US5247623A
Cited
US5471585A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-25 | 2000-08-26 | 2001-02-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-25 | 2004-08-26 | 2005-02-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-25 | 2008-08-26 | 2009-02-25 | $7700.00 | Window Closed / Lapsed |