US5291609A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Computer interface circuit
Assignee: Sony Electronics Inc
•
Filing: 1992-12-23
•
Granted: 1994-03-01
•
Expires: 2012-12-23
Abstract
Abstract An interface circuit for providing asynchronous interrupt service for multiple peripheral devices in accordance with instructions from a host computer includes two dual universal asynchronous receivers-transmitters ("UARTs"), a dual port random-access memory ("RAM") and a microprocessor ("μP"). The dual UARTs selectively read data separately from selected peripheral devices and selectively write that data to the dual port RAM for access by the host computer, and read data from the dual port RAM as stored therein by the host computer and write that data to a selected peripheral device, in accordance with addresses from the μP. Following initiation of an interrupt sequence, the dual port RAM allows the host computer to selectively and asynchronously read data (e.g. from a peripheral device via a dual UART) therefrom and write necessary data or instructions (e.g. for the μP or a peripheral device via a dual UART) thereto for the μP to asynchronously provide interrupt service to the peripheral devices. This interface circuit configuration minimizes idle time for the host computer during interrupt servicing by the μP.
Inventors
- 👤 William S. Herz
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 04:47
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/382; G06F13/385; G06F13/14; G06F13/20; G06F13/24
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
168 words
An interface circuit for providing asynchronous communication and control between a host computer and at least one peripheral device, the interface circuit comprising: transceiver means for receiving a first internal memory address and in accordance therewith receiving peripheral device input data from and transmitting peripheral device output data to at least one peripheral device; memory means coupled to the transceiver means for receiving a second internal memory address and in accordance therewith reading the peripheral device input data from and writing the peripheral device output data to the transceiver means and further for receiving an external memory address via an external address port and in accordance therewith reading host computer input data from and writing host computer output data to a host computer; and computer means coupled to the transceiver means and the memory means for providing the first and second internal memory addresses thereto, respectively; wherein the first internal memory address, the second internal memory address and the external memory address are each distinct from one another.
Claim 2
Dependent Claim
168 words
An interface circuit for providing asynchronous communication and control between a host computer and at least one peripheral device, the interface circuit comprising: transceiver means for receiving a first internal memory address and in accordance therewith receiving peripheral device input data from and transmitting peripheral device output data to at least one peripheral device; memory means coupled to the transceiver means for receiving a second internal memory address and in accordance therewith reading the peripheral device input data from and writing the peripheral device output data to the transceiver means and further for receiving an external memory address via an external address port and in accordance therewith reading host computer input data from and writing host computer output data to a host computer; and computer means coupled to the transceiver means and the memory means for providing the first and second internal memory addresses thereto, respectively; wherein the first internal memory address, the second internal memory address and the external memory address are each distinct from one another.
Claim 3
Dependent Claim
21 words
An interface circuit as recited in claim 1, further comprising a data bus coupling the transceiver means and the memory means.
Claim 4
Dependent Claim
24 words
An interface circuit as recited in claim 1, further comprising an address bus coupling the computer means, the transceiver means and the memory means.
Claim 5
Dependent Claim
48 words
An interface circuit as recited in claim 1, wherein the memory means selectively reads the host computer input data and writes the host computer output data asynchronously with respect to the reading of the received peripheral device input data and the writing of the peripheral device output data.
Claim 6
Dependent Claim
17 words
An interface circuit as recited in claim 1, wherein the transceiver means comprises a universal asynchronous receiver-transmitter.
Claim 7
Dependent Claim
19 words
An interface circuit as recited in claim 1, wherein the memory means comprises a dual port random access memory.
Claim 8
Dependent Claim
15 words
An interface circuit as recited in claim 1, wherein the computer means comprises a microprocessor.
Claim 9
Dependent Claim
325 words
An interface circuit for providing asynchronous interrupt service for a plurality of peripheral devices in accordance with control data from a host computer, the interface circuit comprising: a data bus; an address bus; a data transceiver which includes a first address port coupled to the address bus for receiving a plurality of transceiver addresses therefrom, and which includes a plurality of external data ports for selectively receiving peripheral device input data from and providing peripheral device output data to a plurality of peripheral devices in accordance with the received plurality of transceiver addresses, and which further includes a first data port coupled to the data bus for providing the received peripheral device input data thereto and receiving the peripheral device output data therefrom in accordance with the received plurality of transceiver addresses; a memory which includes a second address port coupled to the address bus for receiving a plurality of internal memory address therefrom, and which includes a third address port for receiving a plurality of external memory addresses, and which further includes a second data port for reading host computer input data from and writing host computer output data to a host computer in accordance with the received plurality of external memory addresses, and which still further includes a third data port coupled to the data bus for writing the host computer input data thereto and reading the host computer output data therefrom in accordance with the received plurality of internal memory addresses; and a computer which includes a fourth address port coupled to the address bus for selectively providing the pluralities of transceiver and internal memory addresses thereto, and which further includes a fourth data port coupled to the data bus for selectively receiving the received peripheral device input data and the written host computer input data therefrom; wherein the plurality of transceiver addresses, the plurality of internal memory addresses and the plurality of external memory addresses are each distinct from one another.
Claim 10
Dependent Claim
325 words
An interface circuit for providing asynchronous interrupt service for a plurality of peripheral devices in accordance with control data from a host computer, the interface circuit comprising: a data bus; an address bus; a data transceiver which includes a first address port coupled to the address bus for receiving a plurality of transceiver addresses therefrom, and which includes a plurality of external data ports for selectively receiving peripheral device input data from and providing peripheral device output data to a plurality of peripheral devices in accordance with the received plurality of transceiver addresses, and which further includes a first data port coupled to the data bus for providing the received peripheral device input data thereto and receiving the peripheral device output data therefrom in accordance with the received plurality of transceiver addresses; a memory which includes a second address port coupled to the address bus for receiving a plurality of internal memory address therefrom, and which includes a third address port for receiving a plurality of external memory addresses, and which further includes a second data port for reading host computer input data from and writing host computer output data to a host computer in accordance with the received plurality of external memory addresses, and which still further includes a third data port coupled to the data bus for writing the host computer input data thereto and reading the host computer output data therefrom in accordance with the received plurality of internal memory addresses; and a computer which includes a fourth address port coupled to the address bus for selectively providing the pluralities of transceiver and internal memory addresses thereto, and which further includes a fourth data port coupled to the data bus for selectively receiving the received peripheral device input data and the written host computer input data therefrom; wherein the plurality of transceiver addresses, the plurality of internal memory addresses and the plurality of external memory addresses are each distinct from one another.
Claim 11
Dependent Claim
46 words
An interface circuit as recited in claim 8, wherein the memory selectively reads the host computer input data and writes the host computer output data asynchronously with respect to the reading of the host computer output data and the writing of the host computer input data.
Claim 12
Dependent Claim
19 words
An interface circuit as recited in claim 8, wherein the data transceiver comprises a plurality of universal asynchronous receivers-transmitters.
Claim 13
Dependent Claim
18 words
An interface circuit as recited in claim 8, wherein the memory comprises a dual port random access memory.
Claim 14
Dependent Claim
14 words
An interface circuit as recited in claim 8, wherein the computer comprises a microprocessor.
References Cited (Backward Citations)
US4231087A
Cited
US4371950A
Cited
US4435763A
Cited
US4868784A
Cited
US4680732A
Cited
US4630041A
Cited
US4569062A
Cited
US4683550A
Cited
US4695952A
Cited
US4980820A
Cited
US4736394A
Cited
US4685124A
Cited
US4751634A
Cited
US4899306A
Cited
US4852045A
Cited
US4831520A
Cited
US4933846A
Cited
US4901218A
Cited
US4897842A
Cited
US5016162A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-02-28 | 1997-08-30 | 1998-03-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-02-28 | 2001-08-30 | 2002-03-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-02-28 | 2005-08-30 | 2006-03-01 | $7700.00 | Window Closed / Lapsed |