Patent US5604450A successfully refreshed from Google Patents.
US5604450A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High speed bidirectional signaling scheme
Assignee: Intel Corp
•
Filing: 1995-07-27
•
Granted: 1997-02-18
•
Expires: 2015-07-27
Abstract
Abstract In a computer system having multiple components, a bidirectional scheme which allows bidirectional data communications between components over a single wire without using termination resistors by placing two drivers from two corresponding processor cores on the same wire, and allowing simultaneous data transfer in two directions. This doubles the effective bandwidth per pin without requiring a modification to the clocking scheme of the system. The driver is impedance matched to the line, and used as the termination for the driver on the opposite end of the wire. This reduces the termination power, since no power is consumed when both drivers are in the same state. The bidirectional flow of data creates a ternary encoding, with a relatively simple decoding possible.
Inventors
- 👤 Shekhar Borkar
- 👤 Stephen R. Mooney
- 👤 Charles E. Dike
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 11:03
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0175; H03K19/01759; H03K5/00; H03K5/01; H03K5/02; H03K5/026
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
160 words
In a system utilizing at least two component cores, a circuit for bidirectionally transferring a signal from one of said cores to the other of said cores comprising: a) a first driver of a first one of said component cores coupled to a data line; b) a second driver of a second one of said component cores coupled to said data line; c) first and second reference means for generating first and second reference levels, respectively, wherein each of said first and second reference means inputs a reference control signal corresponding to an output of the component core to which it is coupled, said reference control signal being used to select one of said first and second reference levels; d) first and second differential amplifier means, each having as a first input a selected one of said first and second reference levels and each having as a second input a signal on said data line for generating a difference signal.
Claim 2
Dependent Claim
160 words
In a system utilizing at least two component cores, a circuit for bidirectionally transferring a signal from one of said cores to the other of said cores comprising: a) a first driver of a first one of said component cores coupled to a data line; b) a second driver of a second one of said component cores coupled to said data line; c) first and second reference means for generating first and second reference levels, respectively, wherein each of said first and second reference means inputs a reference control signal corresponding to an output of the component core to which it is coupled, said reference control signal being used to select one of said first and second reference levels; d) first and second differential amplifier means, each having as a first input a selected one of said first and second reference levels and each having as a second input a signal on said data line for generating a difference signal.
Claim 3
Dependent Claim
57 words
The system defined by claim 1 wherein each of said first and second reference means comprises a multiplexor which utilizes said reference control signal to select one of said first and second reference levels wherein said reference levels correspond to a digital subtraction of outgoing data from said component core from data incoming to said component core.
Claim 4
Dependent Claim
84 words
The system defined by claim 1 wherein each of said first and second reference means comprises: a) a first pair of resistances coupled in series between VCC and VSS to form an impedance equal to a resistance formed by a first reference line coupled to two of said component cores; b) a second pair of resistances coupled in series between VCC and VSS to form an impedance equal to a resistance formed by a second reference line to said two of said component cores.
Claim 5
Dependent Claim
38 words
The system defined by claim 1 wherein each of said first and second reference means comprises a differential amplifier having as one input said data line and having as a second input an output from its corresponding driver.
Claim 6
Dependent Claim
22 words
The system defined by claim 1 wherein each of said first and second drivers is implemented as a binary weighted, multi-leg driver.
Claim 7
Dependent Claim
26 words
The system defined by claim 1 wherein each of said first and second differential amplifier means comprises a self biased, large common mode range differential amplifier.
Claim 8
Dependent Claim
135 words
A computer system including memory, a CPU and a communications network coupled to said memory and said CPU wherein said communications network includes a plurality of component cores coupled to each other with data lines, each of said component cores comprising: a) a driver coupled to one of said data lines; b) reference means coupled to an input to said driver for generating a reference level, wherein said reference means inputs a reference control signal corresponding to an output of the component core to which it is coupled, said reference control signal being used to select one of a first and a second reference level; c) differential amplifier means having as a first input said selected reference level and having as a second input a signal on said data line for generating a difference signal.
Claim 9
Dependent Claim
135 words
A computer system including memory, a CPU and a communications network coupled to said memory and said CPU wherein said communications network includes a plurality of component cores coupled to each other with data lines, each of said component cores comprising: a) a driver coupled to one of said data lines; b) reference means coupled to an input to said driver for generating a reference level, wherein said reference means inputs a reference control signal corresponding to an output of the component core to which it is coupled, said reference control signal being used to select one of a first and a second reference level; c) differential amplifier means having as a first input said selected reference level and having as a second input a signal on said data line for generating a difference signal.
Claim 10
Dependent Claim
53 words
The system defined by claim 7 wherein said reference means comprises a multiplexor which utilizes said reference control signal to select one of a first and a second reference level wherein said reference levels correspond to a digital subtraction of outgoing data from said component core from data incoming to said component core.
Claim 11
Dependent Claim
79 words
The system defined by claim 7 wherein said reference means comprises: a) a first pair of resistances coupled in series between VCC and VSS to form an impedance equal to a resistance formed by a first reference line coupled between a pair of said component cores; b) a second pair of resistances coupled in series between VCC and VSS to form an impedance equal to a resistance formed by a second reference line coupled between said pair component cores.
Claim 12
Dependent Claim
35 words
The system defined by claim 7 wherein said reference means comprises a differential amplifier having as one input one of said data lines and having as a second input an output from its corresponding driver.
Claim 13
Dependent Claim
17 words
The system defined by claim 7 wherein said driver is implemented as a binary weighted, multi-leg driver.
Claim 14
Dependent Claim
21 words
The system defined by claim 7 wherein said differential amplifier means comprises a self biased, large common mode range differential amplifier.
Claim 15
Dependent Claim
159 words
A computer system including memory, a CPU and a communications network coupled to said memory and said CPU wherein said communications network includes a plurality of component cores coupled to each other with data lines, each of said component cores comprising: a) a driver coupled to one of said data lines; b) reference means coupled to an input to said driver for generating a reference level, wherein said reference means inputs a reference control signal corresponding to an output of the component core to which it is coupled and comprises a multiplexor which utilizes said reference control signal to select one of a pair of reference levels wherein said reference levels correspond to a digital subtraction of outgoing data from said component core from data incoming to said component core; c) differential amplifier means having as a first input said reference level and having as a second input a signal on said data line for generating a difference signal.
Claim 16
Dependent Claim
159 words
A computer system including memory, a CPU and a communications network coupled to said memory and said CPU wherein said communications network includes a plurality of component cores coupled to each other with data lines, each of said component cores comprising: a) a driver coupled to one of said data lines; b) reference means coupled to an input to said driver for generating a reference level, wherein said reference means inputs a reference control signal corresponding to an output of the component core to which it is coupled and comprises a multiplexor which utilizes said reference control signal to select one of a pair of reference levels wherein said reference levels correspond to a digital subtraction of outgoing data from said component core from data incoming to said component core; c) differential amplifier means having as a first input said reference level and having as a second input a signal on said data line for generating a difference signal.
Claim 17
Dependent Claim
79 words
The system defined by claim 13 wherein said reference means comprises: a) a first pair of resistances coupled in series between VCC and VSS to form an impedance equal to a resistance formed by a first reference line coupled between a pair of said component cores; b) a second pair of resistances coupled in series between VCC and VSS to form an impedance equal to a resistance formed by a second reference line coupled between said pair component cores.
Claim 18
Dependent Claim
35 words
The system defined by claim 13 wherein said reference means comprises a differential amplifier having as one input one of said data lines and having as a second input an output from its corresponding driver.
Claim 19
Dependent Claim
103 words
In a computer system including memory, a CPU and a communications network coupled to said memory and said CPU wherein said communications network includes a plurality of component cores coupled to each other with data lines, a method for transmitting data bidirectionally over a single data line comprising the steps of: a) coupling a driver to one of said data lines; b) generating a reference level based on an input to said driver, said reference level corresponding to a selected one of a pair of reference levels; c) generating a difference signal between said reference level and a signal on said data line.
Claim 20
Dependent Claim
103 words
In a computer system including memory, a CPU and a communications network coupled to said memory and said CPU wherein said communications network includes a plurality of component cores coupled to each other with data lines, a method for transmitting data bidirectionally over a single data line comprising the steps of: a) coupling a driver to one of said data lines; b) generating a reference level based on an input to said driver, said reference level corresponding to a selected one of a pair of reference levels; c) generating a difference signal between said reference level and a signal on said data line.
Claim 21
Independent Claim
134 words
A method for bidirectionally transferring a signal between at least two component cores comprising the steps of: a) coupling a first driver of a first one of said component cores to a data line; b) coupling a second driver of a second one of said component cores to said data line; c) generating first and second reference levels for each of said component cores; d) generating a difference signal for each of said component cores using first and second differential amplifiers, each having as a first input a selected one of said first and second reference levels and each having as a second input a signal on said data line; wherein said first driver provides an implicit termination for said second driver and said second driver provides an implicit termination for said first driver.
Claim 22
Independent Claim
134 words
A method for bidirectionally transferring a signal between at least two component cores comprising the steps of: a) coupling a first driver of a first one of said component cores to a data line; b) coupling a second driver of a second one of said component cores to said data line; c) generating first and second reference levels for each of said component cores; d) generating a difference signal for each of said component cores using first and second differential amplifiers, each having as a first input a selected one of said first and second reference levels and each having as a second input a signal on said data line; wherein said first driver provides an implicit termination for said second driver and said second driver provides an implicit termination for said first driver.
References Cited (Backward Citations)
US4631428A
Cited
US4719369A
Cited
US5438281A
Cited
US5311083A
Cited
US5514983A
Cited
US5457407A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-18 | 2000-08-19 | 2001-02-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-18 | 2004-08-19 | 2005-02-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-18 | 2008-08-19 | 2009-02-18 | $7700.00 | Window Closed / Lapsed |