US5603017A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Parallel integrated circuit having DSP module and CPU core operable for switching between two independent asynchronous clock sources while the system continues executing instructions
Abstract An integrated data processing system includes a shared internal bus for transferring both instructions and data. A shared bus interface unit is connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit. A general purpose (GP) central processing unit (CPU) is connected to the shared internal bus for retrieving GP instructions. The GP CPU includes an execution unit for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus. A digital signal processor (DSP) module connected to the shared internal bus, the DSP module includes a signal processor for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions. Execution of DSP command-list code instructions by the DSP module is independent of and in parallel with execution of GP instructions by the GP CPU. A shared internal memory that holds command-list code instructions and is connected for access by the DSP module for retrieval of command-list code instructions for execution by the DSP module and for access by the GP CPU for storage and retrieval of instructions and data.
An integrated circuit data processing system comprising: a shared internal bus for transferring both data and instructions; a shared bus interface unit connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit; a general purpose (GP) central processing unit (CPU) connected to the shared internal bus for retrieving GP instructions, the GP CPU including means for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus; a digital signal processor (DSP) module connected to the shared internal bus, the DSP module including means for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions; first and second independent clock sources that operate at different, asynchronous frequencies; means for switching from the first clock source to the second clock source while the data processing system continues to execute instructions; and means for turning off the first clock source when switching to the second clock source is completed.
Claim 2
Dependent Claim
191 words
An integrated circuit data processing system comprising: a shared internal bus for transferring both data and instructions; a shared bus interface unit connected to the shared internal bus and connectable via a shared external bus to a shared external memory array such that instructions and data held in the shared external memory array are transferrable to the shared internal bus via the shared bus interface unit; a general purpose (GP) central processing unit (CPU) connected to the shared internal bus for retrieving GP instructions, the GP CPU including means for executing GP instructions to process data retrieved by the GP CPU from the shared internal bus; a digital signal processor (DSP) module connected to the shared internal bus, the DSP module including means for processing an externally-provided digital signal received by the DSP module by executing DSP command-list instructions; first and second independent clock sources that operate at different, asynchronous frequencies; means for switching from the first clock source to the second clock source while the data processing system continues to execute instructions; and means for turning off the first clock source when switching to the second clock source is completed.