Patent US5602777A successfully refreshed from Google Patents.
US5602777A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device having floating gate transistors and data holding means
Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-05-24
•
Granted: 1997-02-11
•
Expires: 2015-05-24
Abstract
Abstract In a semiconductor memory device, a data holding unit is disposed separately from the first and second floating gate transistors. A voltage difference is generated by the difference between the threshold voltages of the first and second floating gate transistors, and the voltage difference is stored in the form of a binary data. Thereafter, the first and second floating gate transistors are turned off. Thus, a minute current which always flows through the first and second floating gate transistors in the conventional technique is prevented from being generated so that the power consumption is reduced. In addition, data is fetched from the data holding unit while the bias voltage generating units are turned off. Thus, the time period of operating the bias voltage generating units is eliminated so that the memory device can operate at a high speed.
Inventors
- 👤 Masaru Nawaki
- 👤 Shounosuke Ueno
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:31
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/78; G11C29/785; G11C29/789; G11C16/00; G11C16/02; G11C16/04; G11C16/0408; G11C16/0441; G11C16/06; G11C16/26; G11C16/28; G11C29/83
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
123 words
A semiconductor memory device comprising: a first floating gate transistor and a second floating gate transistor each storing charges, the amount of the charges stored in the first floating gate transistor being made different from that stored in the second floating gate transistor; at least one control means for generating a voltage difference in accordance with respective threshold voltages of the first and second floating gate transistors, and for then turning off the first and second floating gate transistors; and at least one data holding means for holding the voltage difference as a binary data and wherein the control means detects completion of sensing operation of the data holding means, and turns off the first and second floating gate transistors after the detection.
Claim 2
Dependent Claim
123 words
A semiconductor memory device comprising: a first floating gate transistor and a second floating gate transistor each storing charges, the amount of the charges stored in the first floating gate transistor being made different from that stored in the second floating gate transistor; at least one control means for generating a voltage difference in accordance with respective threshold voltages of the first and second floating gate transistors, and for then turning off the first and second floating gate transistors; and at least one data holding means for holding the voltage difference as a binary data and wherein the control means detects completion of sensing operation of the data holding means, and turns off the first and second floating gate transistors after the detection.
Claim 3
Dependent Claim
117 words
A semiconductor memory device according to claim 1, wherein the control means further comprises at least one switching device provided as corresponding to each of the data holding means, the switching device being connected to a line pulled up to a first potential level, the switching device pulling down the potential level of the line to a second potential level, and wherein the control means drives the switching device using an output of the detection indicative of the voltage difference between the respective threshold voltages of the first and second floating gate transistors, and detects the completion of the sensing operation of the data holding means by detecting that each of the switching devices have been driven.
Claim 4
Dependent Claim
126 words
A semiconductor memory device according to claim 1, wherein the control means further comprises: a first bias voltage generating means for supplying a bias voltage to a gate of each of the first and second floating gate transistors; a first transistor of a first conductive type connected upstream to the first floating gate transistor in series; a second transistor of the first conductive type connected upstream to the second floating gate transistor in series; a second bias voltage generating means for supplying a bias voltage to a gate of each of the first and second transistors of the first conductive type, and wherein the first and second transistors of the first conductive type are turned off, thereby turning off the first and second floating gate transistors.
Claim 5
Dependent Claim
175 words
A semiconductor memory device according to claim 3, wherein the data holding means is connected between a first potential level and a second potential level via a switching transistor, wherein the first floating gate transistor is connected to the data holding means via the first transistor of the first conductive type, wherein the second floating gate transistor is connected to the data holding means via the second transistor of the first conductive type, and wherein the control means, when difference between the first and second potential levels changes beyond a predetermined extent, turns on the first and second transistors of the first conductive type so as to supply a current to the first and the second floating gate transistors, and thereafter turns on the switching transistor so as to turn off the first and second transistor of the first conductive type in a synchronizing manner with decreasing of a drain voltage of either the first and second transistors of the first conductive type to a prescribed intermediate level between the first and second potential levels.
Claim 6
Dependent Claim
168 words
A semiconductor memory device according to claim 4, wherein the data holding means further comprises: a series circuit of a first transistor of a second conductive type and a third transistor of the first conductive type; a parallel circuit of a second transistor of the second conductive type and a fourth transistor of the first conductive type, wherein a gate of the first transistor of the second conductive type and a gate of the third transistor of the first conductive type are connected to a junction between the second transistor of the second conductive type and the fourth transistor of the first conductive type, wherein a gate of the second transistor of the second conductive type and a gate of the fourth transistor of the first conductive type are connected to a junction between the first transistor of the second conductive type and the third transistor of the first conductive type, and wherein a voltage is applied to the first and second transistors of the second conductive type.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-11 | 2000-08-12 | 2001-02-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-11 | 2004-08-12 | 2005-02-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-11 | 2008-08-12 | 2009-02-11 | $7700.00 | Window Closed / Lapsed |