Patent US5602053A successfully refreshed from Google Patents.
US5602053A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a dual damascene antifuse structure
Assignee: GlobalFoundries Singapore Pte Ltd
•
Filing: 1996-04-08
•
Granted: 1997-02-11
•
Expires: 2016-04-08
Abstract
Abstract An improved antifuse design has been achieved by providing a structure includes a pair of alternating layers of silicon nitride and amorphous silicon sandwiched between two dual damascene connectors. Said structure provides the advantage, over the prior art, that all electrically active surfaces of the fuse structure are planar, so no potential failure spots resulting from surface unevenness can be formed. A process for manufacturing said fuse structure is also provided and involves fewer masking steps than related structures of the prior art.
Inventors
- 👤 Jiazhen Zheng
- 👤 Lap Chan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:41
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/491; H10W20/01; H10W20/031; H10W20/064; H10W20/065; H10W20/071; H10W20/081; H10W20/084
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
268 words
A method for manufacturing an antifuse structure comprising: (a) providing a first conductive layer; (b) depositing a first insulating layer on said first conductive layer; (c) patterning and then etching said first insulating layer thereby forming a trench therein; (d) patterning and then etching said first insulating layer, including said trench, thereby forming a cavity extending from inside said trench down to the level of said first conductive layer; (e) depositing a barrier layer on said first insulating layer and on all walls of said trench and said cavity; (f) depositing a second conductive layer so as to more than fill said cavity and said trench; (g) removing said second conductive layer and said barrier layer as far as the level of said first insulating layer, thereby forming a first dual damscene connector having an upper surface; (h) depositing a first layer of silicon nitride on the antifuse structure; (i) depositing a first layer of amorphous silicon on said first layer of silicon nitride; (j) depositing a second layer of silicon nitride on said first layer of amorphous silicon; (k) depositing a second layer of amorphous silicon on said second layer of silicon nitride; (l) patterning and then etching said first and second layers of silicon nitride and amorphous silicon to form a pedestal that overlaps said first dual damascene connector; (m) depositing a second insulating layer on said first insulating layer and on said second layer of amorphous silicon; and (n) forming a second dual damascene connector that extends through said second insulating layer down to, and making electrical contact to, said second layer of amorphous silicon.
Claim 2
Independent Claim
268 words
A method for manufacturing an antifuse structure comprising: (a) providing a first conductive layer; (b) depositing a first insulating layer on said first conductive layer; (c) patterning and then etching said first insulating layer thereby forming a trench therein; (d) patterning and then etching said first insulating layer, including said trench, thereby forming a cavity extending from inside said trench down to the level of said first conductive layer; (e) depositing a barrier layer on said first insulating layer and on all walls of said trench and said cavity; (f) depositing a second conductive layer so as to more than fill said cavity and said trench; (g) removing said second conductive layer and said barrier layer as far as the level of said first insulating layer, thereby forming a first dual damscene connector having an upper surface; (h) depositing a first layer of silicon nitride on the antifuse structure; (i) depositing a first layer of amorphous silicon on said first layer of silicon nitride; (j) depositing a second layer of silicon nitride on said first layer of amorphous silicon; (k) depositing a second layer of amorphous silicon on said second layer of silicon nitride; (l) patterning and then etching said first and second layers of silicon nitride and amorphous silicon to form a pedestal that overlaps said first dual damascene connector; (m) depositing a second insulating layer on said first insulating layer and on said second layer of amorphous silicon; and (n) forming a second dual damascene connector that extends through said second insulating layer down to, and making electrical contact to, said second layer of amorphous silicon.
Claim 3
Dependent Claim
21 words
The method of claim 1 wherein the method for removing said second conductive layer and said barrier layer comprises chemical-mechanical polishing.
Claim 4
Dependent Claim
23 words
The method of claim 1 wherein said second conductive layer comprises material taken from the group consisting of aluminum, copper, tungsten, and silver.
Claim 5
Dependent Claim
26 words
The method of claim 1 wherein said barrier layer comprises material taken from the group consisting of titanium nitride, titanium tungsten, tantalum nitride, and tungsten nitride.
Claim 6
Dependent Claim
19 words
The method of claim 1 wherein the thickness of said barrier layer is between about 200 and 1,200 Angstroms.
Claim 7
Dependent Claim
41 words
The method of claim 1 further comprising, between steps (g) and (h): depositing a process control layer over the antifuse structure; and etching an opening in said process control layer to fully expose the upper surface of said dual damascene connector.
Claim 8
Dependent Claim
25 words
The method of claim 6 wherein said process control layer comprises material taken from the group consisting of silicon oxide, tantalum oxide, and aluminum oxide.
Claim 9
Dependent Claim
20 words
The method of claim 6 wherein the thickness of said process control layer is between about 400 and 2,000 Angstroms.
References Cited (Backward Citations)
US4796074A
Cited
US5272101A
Cited
US5384481A
Cited
US5322812A
Cited
US5557136A
Cited
US5502000A
Cited
JPH0685068A
Cited
US5248632A
Cited
US5308795A
Cited
US5412245A
Cited
US5447880A
Cited
JPH06204341A
Cited
US5427979A
Cited
US5459100A
Cited
US5391513A
Cited
US5444022A
Cited
US5403778A
Cited
US5440167A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2000-02-11 | 2000-08-12 | 2001-02-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2004-02-11 | 2004-08-12 | 2005-02-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2008-02-11 | 2008-08-12 | 2009-02-11 | $7700.00 | Window Closed / Lapsed |