Patent US5599734A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5599734A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for fabricating MOS transistor utilizing doped disposable layer

Assignee: SK Hynix Inc
•
Filing: 1995-06-06
•
Granted: 1997-02-04
•
Expires: 2015-06-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating an MOS transistor includes the steps of forming a gate insulating layer on a substrate of a first conductivity-type, forming a gate on the gate insulating layer, forming a disposable layer over an entire surface of the substrate and the gate, the disposable layer having a first conductivity-type impurity and a second conductivity-type impurity of a higher concentration than that of the first conductivity-type impurity, and forming a source and drain area of the second conductivity-type impurity on the substrate by diffusing the second conductivity-type impurity of the disposable layer into the substrate by means of an annealing process, wherein the disposable layer includes a BPSG layer, wherein the BPSG layer is a B+PSG layer which is doped with a higher dopant concentration of boron than that of phosphorus to make a p-type MOS transistor.

Inventors

  • 👤 Jeong S. Byun
  • 👤 Sang J. Choi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 06:07
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0223; H10D62/00; H10D62/10; H10D62/13; H10D62/149; H10D62/151; H10P; H10P32/00; H10P32/10; H10P32/14; H10P32/1408; H10P32/1414; H10P32/17; H10P32/171; Y; Y10; Y10S; Y10S148/00; Y10S148/144

Claims Analysis

Total Claims: 5
Claim 1
Independent Claim 140 words
A method for fabricating an MOS transistor comprising the steps of: forming a gate insulating layer on a substrate of a first conductivity-type; forming a gate on the gate insulating layer; forming a disposable layer over an entire surface of the substrate and the gate, the disposable layer having a first conductivity-type impurity and a second conductivity-type impurity of a higher concentration than that of the first conductivity-type impurity; and forming a source and drain area of the second conductivity-type impurity on the substrate by diffusing the second conductivity type impurity of the disposable layer into the substrate by means of an annealing process; wherein the disposable layer includes a BPSG layer; wherein the BPSG layer is a B+PSG layer which is doped with a higher dopant concentration of boron than that of phosphorus to make a p-type MOS transistor.
Claim 2
Independent Claim 140 words
A method for fabricating an MOS transistor comprising the steps of: forming a gate insulating layer on a substrate of a first conductivity-type; forming a gate on the gate insulating layer; forming a disposable layer over an entire surface of the substrate and the gate, the disposable layer having a first conductivity-type impurity and a second conductivity-type impurity of a higher concentration than that of the first conductivity-type impurity; and forming a source and drain area of the second conductivity-type impurity on the substrate by diffusing the second conductivity type impurity of the disposable layer into the substrate by means of an annealing process; wherein the disposable layer includes a BPSG layer; wherein the BPSG layer is a B+PSG layer which is doped with a higher dopant concentration of boron than that of phosphorus to make a p-type MOS transistor.
Claim 3
Dependent Claim 27 words
The method of claim 1, wherein the B+PSG layer has boron and phosphorus dopant concentrations of 5×10 21 atoms/cm 2 and 1×10 21 atoms/cm 2 , respectively.
Claim 4
Dependent Claim 18 words
The method of claim 1, wherein the annealing process diffuses boron ions into the source and drain area.
Claim 5
Dependent Claim 17 words
The method of claim 1, wherein the disposable layer is deposited through a chemical vapor deposition process.

References Cited (Backward Citations)

US3646665A Cited
US4151008A Cited
US4433008A Cited
US5286681A Cited
US5395787A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2000-02-04 2000-08-05 2001-02-04 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2004-02-04 2004-08-05 2005-02-04 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2008-02-04 2008-08-05 2009-02-04 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag