Patent US5587340A successfully refreshed from Google Patents.
US5587340A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming a semiconductor device in a substrate depression
Assignee: Semiconductor Energy Laboratory Co Ltd
•
Filing: 1995-04-19
•
Granted: 1996-12-24
•
Expires: 2015-04-19
Abstract
Abstract A field effect transistor is formed on a side surface of a rectangular parallelepiped depression formed in the upper surface of a single crystalline substrate. The orientation of the side surface is substantially selected in the (100) plane or an equivalent plane of the crystalline structure of the substrate. A sate electrode is formed on the side surface with a gate insulating film therebetween. Source and Drain regions are formed in the bottom of the depression and the surface of the substrate adjacent to the depression by ion implantation with the gate electrode as a mask.
Inventors
- 👤 Shunpei Yamazaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 19:01
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/025; H10B; H10B12/00; H10B12/30; H10B12/31; H10B12/34; H10D30/60; H10D30/601; H10D30/608; H10D30/63; Y; Y10; Y10S; Y10S438/00; Y10S438/973
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
122 words
The method of forming a semiconductor device having at least an insulated gate field effect transistors comprising the steps of: forming a depression in an upper surface of a semiconductor substrate, said depression having a bottom surface and at least one side surface; forming a pair of impurity regions in an upper portions of the semiconductor substrate and the bottom surface of the depression; forming a gate insulating layer on said side surface; forming a conductive layer on said depression after forming said gate insulating layer; and simultaneously forming a gate electrode adjacent to said side surface and a source or drain electrode contacting the impurity region formed within the bottom portion of said depression by selectively etching the formed conductive layer.
Claim 2
Independent Claim
122 words
The method of forming a semiconductor device having at least an insulated gate field effect transistors comprising the steps of: forming a depression in an upper surface of a semiconductor substrate, said depression having a bottom surface and at least one side surface; forming a pair of impurity regions in an upper portions of the semiconductor substrate and the bottom surface of the depression; forming a gate insulating layer on said side surface; forming a conductive layer on said depression after forming said gate insulating layer; and simultaneously forming a gate electrode adjacent to said side surface and a source or drain electrode contacting the impurity region formed within the bottom portion of said depression by selectively etching the formed conductive layer.
Claim 3
Dependent Claim
36 words
The method of claim 1 further comprising the step of forming a heavily doped region in an upper portion of said impurity regions after the formation of said gate electrode and said source or drain electrode.
Claim 4
Dependent Claim
13 words
The method of claim 1 wherein said semiconductor substrate has a p-type conductivity.
Claim 5
Dependent Claim
13 words
The method of claim 1 wherein said impurity regions contain P or As.
Claim 6
Dependent Claim
32 words
The method of claim 1 further comprising the step of adding a dopant species to said side surface in order to control a threshold voltage of said insulated gate field effect transistor.
Claim 7
Dependent Claim
18 words
The method of claim 1 wherein said dopant species comprises B or a mixture of B and As.
Claim 8
Dependent Claim
30 words
The method of claim 1 further comprising the step of forming another insulated gate field effect transistor utilizing another side surface of said depression opposite to said one side surface.
References Cited (Backward Citations)
US4786953A
Cited
US4845539A
Cited
US4734384A
Cited
US5047359A
Cited
JPS62269363A
Cited
US4975383A
Cited
US5017504A
Cited
JPS63199456A
Cited
US4891327A
Cited
WO1989002655A1
Cited
US5027173A
Cited
US5032882A
Cited
US4920065A
Cited
US5056010A
Cited
US5053842A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-24 | 2000-06-24 | 2000-12-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-24 | 2004-06-24 | 2004-12-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-24 | 2008-06-24 | 2008-12-24 | $7700.00 | Window Closed / Lapsed |