US5581072A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digitizing circuit for a laser scanner including positive peak detectors
Assignee: Symbol Technologies LLC
•
Filing: 1995-04-05
•
Granted: 1996-12-03
•
Expires: 2015-04-05
Abstract
Abstract A circuit for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges includes a differentiator for differentiating the analog signal to generate a first derivative signal of the analog signal. An inverter inverts the first derivative signal to generate an inverted signal and a peak detector detects amplitude peaks of the first derivative signal and the inverted signal and generates a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal. An adder sums the first peak signal and the first derivative signal to generate a first sum signal. The adder also sums the second peak signal and the inverted signal to generate a second sum signal. A comparator compares the first sum signal with the inverted signal and compares the second sum signal with the first derivative signal to generate pulse signals indicative of the edges of the analog signal. A controller, in response to the pulse signals, generates a digital signal corresponding to the indicia being scanned.
Inventors
- 👤 Raj Bridgelall
- 👤 Edward Barkan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 23:41
CPC Classifications
G; G06; G06K; G06K7/00; G06K7/10; G06K7/10544; G06K7/10821; G06K7/10861; G06K7/10871; G06K7/10554; G06K7/10564; G06K7/10584; G06K7/10594; G06K7/10603; G06K7/10633; G06K7/10643; G06K7/10653; G06K7/10673; G06K7/10683; G06K7/10693; G06K7/10792; G06K7/10801; G06K7/10811; G06K7/10851; G06K7/10881; G06K7/10891; G06K7/109; G06K7/14; G06K7/1404; G06K7/146; G06K7/1478; G06K2207/00; G06K2207/1011; G06K2207/1016; G06K2207/1018
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
142 words
A circuit for digitizing an analog electric signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, comprising: (a) differentiating means for differentiating the analog electric signal to generate a differentiated signal; (b) inverter means for inverting the differentiated signal to generate an inverted signal; (c) peak detecting means for detecting amplitude peaks of the differentiated signal to generate a peak signal; (d) summing means for summing the peak signal with one of said differentiated signal and said inverted signal to generate a sum signal; (e) comparator means for comparing the sum signal with one of said differential signal and said inverted signal to generate pulses indicative of the edges of the analog signal; and (f) control means responsive to the pulses for constructing a digital electric signal from the indicia being scanned.
Claim 2
Dependent Claim
142 words
A circuit for digitizing an analog electric signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, comprising: (a) differentiating means for differentiating the analog electric signal to generate a differentiated signal; (b) inverter means for inverting the differentiated signal to generate an inverted signal; (c) peak detecting means for detecting amplitude peaks of the differentiated signal to generate a peak signal; (d) summing means for summing the peak signal with one of said differentiated signal and said inverted signal to generate a sum signal; (e) comparator means for comparing the sum signal with one of said differential signal and said inverted signal to generate pulses indicative of the edges of the analog signal; and (f) control means responsive to the pulses for constructing a digital electric signal from the indicia being scanned.
Claim 3
Dependent Claim
103 words
The circuit according to claim 1, wherein the summing means includes means for adding the peak signal and the differentiated signal to generate said sum signal and the comparator means includes means for comparing said sum signal with the inverted signal to generate said gate pulses indicative of positive-going edge of the analog signal; and wherein the circuit further comprises: auxiliary summing means for summing the peak signal and the inverted signal to generate said sum signal; and auxiliary comparator means for comparing said sum signal with the differentiated signal to generate auxiliary gate pulses indicative of negative-going edges of the analog signal.
Claim 4
Dependent Claim
40 words
The circuit according to claim 1 further comprising: second differentiating means for differentiating the differentiated signal to generate a second differentiated signal; and means for generating zero crossing pulses in response to each zero crossing of the second differentiated signal.
Claim 5
Dependent Claim
188 words
A circuit for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, comprising: differentiating means for differentiating the analog signal to generate a first derivative signal of the analog signal; inverter means for inverting the first derivative signal to generate an inverted signal; peak detecting means for detecting amplitude peaks of the first derivative signal and the inverted signal and for generating a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal; summing means for summing the first peak signal and the first derivative signal to generate a first sum signal and for summing the second peak signal and the inverted signal to generate a second sum signal; comparator means for comparing the first sum signal with the inverted signal and for comparing the second sum signal with the first derivative signal, the comparator means generating pulse signals indicative of the edges of the analog signal; and control means responsive to the pulse signals for constructing a digital signal corresponding to the indicia being scanned.
Claim 6
Dependent Claim
188 words
A circuit for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, comprising: differentiating means for differentiating the analog signal to generate a first derivative signal of the analog signal; inverter means for inverting the first derivative signal to generate an inverted signal; peak detecting means for detecting amplitude peaks of the first derivative signal and the inverted signal and for generating a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal; summing means for summing the first peak signal and the first derivative signal to generate a first sum signal and for summing the second peak signal and the inverted signal to generate a second sum signal; comparator means for comparing the first sum signal with the inverted signal and for comparing the second sum signal with the first derivative signal, the comparator means generating pulse signals indicative of the edges of the analog signal; and control means responsive to the pulse signals for constructing a digital signal corresponding to the indicia being scanned.
Claim 7
Dependent Claim
20 words
The circuit according to claim 4, further comprising scaling means for changing the amplitude peaks of the first peak signal.
Claim 8
Dependent Claim
24 words
The circuit according to claim 5, wherein the scaling means includes a voltage divider for reducing the amplitude peaks of the first peak signal.
Claim 9
Dependent Claim
22 words
The circuit according to claim 6, wherein the voltage divider reduces the amplitude peaks of the first peak signal to approximately 50%.
Claim 10
Dependent Claim
20 words
The circuit according to claim 4, further comprising scaling means for changing the amplitude peaks of the second peak signal.
Claim 11
Dependent Claim
24 words
The circuit according to claim 8, wherein the scaling means includes a voltage divider for reducing the amplitude peaks of the second peak signal.
Claim 12
Dependent Claim
22 words
The circuit according to claim 9, wherein the voltage divider reduces the amplitude peaks of the second peak signal to approximately 50%.
Claim 13
Dependent Claim
17 words
The circuit according to claim 4, wherein the digital signal corresponds to the edges of the indicia.
Claim 14
Dependent Claim
63 words
The circuit according to claim 4, wherein the comparator means includes: first means for comparing the first sum signal with the inverted signal to generate a first pulse signal corresponding to positive-going edges of the indicia; and second means for comparing the second sum signal with the first derivative signal to generate a second pulse signal corresponding to negative-going edges of the indicia.
Claim 15
Dependent Claim
35 words
The circuit according to claim 12, wherein the control means includes a first circuit for receiving the first and second pulse signals and producing an output signal, the digital signal corresponding to the output signal.
Claim 16
Dependent Claim
36 words
The circuit according to claim 13, wherein the control means further includes: a second circuit for receiving the output signal and generating the digital signal; and means for generating a clock signal for the second circuit.
Claim 17
Dependent Claim
46 words
The circuit according to claim 14, wherein the clock signal generating means includes: means for differentiating the first derivative signal to generate a second derivative signal of the analog signal; and means for detecting zero crossing of the second derivative signal and generating corresponding clock pulses.
Claim 18
Dependent Claim
28 words
The circuit according to claim 15, wherein the clock signal generating means further includes a time delay circuit to delay the clock pulses and producing the clock signal.
Claim 19
Dependent Claim
14 words
The circuit according to claim 14, wherein the first an, second circuits are flip-flops.
Claim 20
Dependent Claim
22 words
The circuit according to claim 14, wherein the control means includes a margin threshold circuit for controlling output of the digital signal.
Claim 21
Independent Claim
168 words
A method for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, the method comprising the steps of: differentiating the analog signal to generate a first derivative signal of the analog signal; inverting the first derivative signal to generate an inverted signal; detecting amplitude peaks of the first derivative signal and the inverted signal and generating a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal; summing the first peak signal and the first derivative signal to generate a first sum signal and summing the second peak signal and the inverted signal to generate a second sum signal; comparing the first sum signal with the inverted signal and comparing the second sum signal with the first derivative signal to generate pulse signals indicative of the edges of the analog signal; and generating, responsive to the pulse signals, a digital signal from the indicia being scanned.
Claim 22
Independent Claim
168 words
A method for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, the method comprising the steps of: differentiating the analog signal to generate a first derivative signal of the analog signal; inverting the first derivative signal to generate an inverted signal; detecting amplitude peaks of the first derivative signal and the inverted signal and generating a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal; summing the first peak signal and the first derivative signal to generate a first sum signal and summing the second peak signal and the inverted signal to generate a second sum signal; comparing the first sum signal with the inverted signal and comparing the second sum signal with the first derivative signal to generate pulse signals indicative of the edges of the analog signal; and generating, responsive to the pulse signals, a digital signal from the indicia being scanned.
Claim 23
Dependent Claim
187 words
A circuit for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, comprising: a differentiator for differentiating the analog signal to generate a first derivative signal of the analog signal; an inverter for inverting the first derivative signal to generate an inverted signal; a peak detector for detecting amplitude peaks of the first derivative signal and the inverted signal and for generating a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal; an adder for summing the first peak signal and the first derivative signal to generate a first sum signal and for summing the second peak signal and the inverted signal to generate a second sum signal; a comparator for comparing the first sum signal with the inverted signal and for comparing the second sum signal with the first derivative signal, the comparator generating pulse signals indicative of the edges of the analog signal; and a controller responsive to the pulse signals for constructing a digital signal corresponding to the indicia being scanned.
Claim 24
Dependent Claim
187 words
A circuit for digitizing an analog signal generated from a photoelectric conversion of reflected light when scanning indicia having spatially-separated, light-reflective portions bounded by edges, comprising: a differentiator for differentiating the analog signal to generate a first derivative signal of the analog signal; an inverter for inverting the first derivative signal to generate an inverted signal; a peak detector for detecting amplitude peaks of the first derivative signal and the inverted signal and for generating a first peak signal corresponding to the first derivative signal and a second peak signal corresponding to the inverted signal; an adder for summing the first peak signal and the first derivative signal to generate a first sum signal and for summing the second peak signal and the inverted signal to generate a second sum signal; a comparator for comparing the first sum signal with the inverted signal and for comparing the second sum signal with the first derivative signal, the comparator generating pulse signals indicative of the edges of the analog signal; and a controller responsive to the pulse signals for constructing a digital signal corresponding to the indicia being scanned.
References Cited (Backward Citations)
US3360659A
Cited
US3699321A
Cited
US3685723A
Cited
US4059224A
Cited
US4182956A
Cited
US3892949A
Cited
US4000397A
Cited
US4109316A
Cited
US4115703A
Cited
US4118675A
Cited
US4158435A
Cited
US4113343A
Cited
US4210802A
Cited
US4160156A
Cited
US4305646A
Cited
US4277127A
Cited
US4356389A
Cited
US4455485A
Cited
US4528444A
Cited
US4570057A
Cited
US4578568A
Cited
US4560862A
Cited
US4578571A
Cited
JPS6159573A
Cited
US4760248A
Cited
US4801788A
Cited
US4740675A
Cited
US4870367A
Cited
US4795224A
Cited
JPS63165979A
Cited
US4749879A
Cited
US5061843A
Cited
US5124539A
Cited
US5068520A
Cited
US5140146A
Cited
US5272323A
Cited
US5210397A
Cited
EP0469305A2
Cited
US5103080A
Cited
US5307196A
Cited
US5294783A
Cited
WO1993017396A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-12-03 | 2000-06-03 | 2000-12-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-12-03 | 2004-06-03 | 2004-12-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-12-03 | 2008-06-03 | 2008-12-03 | $7700.00 | Window Closed / Lapsed |