Patent US5570048A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5570048A Expired / Lapsed US ⏱️ 0.0 years remaining

Sample-and-hold circuit with reduced clock feedthrough

Assignee: US Philips Corp
•
Filing: 1995-11-06
•
Granted: 1996-10-29
•
Expires: 2015-11-06
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A sample-and-hold circuit comprises a first buffer stage, a first sampling switch, a sampling capacitor, and a feedback output amplifier for supplying a sampled output signal (Uout). The sampling capacitor is connected to an output of a second buffer stage, which has an input connected to earth. The output amplifier receives feedback via a third buffer stage and a second sampling switch and via a fourth buffer stage and a second sampling capacitor, which together with the first sampling switch are controlled by the same clock signal. The first sampling switch gives rise to clock feedthrough at the non-inverting input of the output amplifier. This clock feedthrough is cancelled by an equal clock feedthrough at the inverting input, so that the sampled output signal is freed from undesired clock feedthrough.

Inventors

  • 👤 Johannes J. F. Rijns

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 21:57
CPC Classifications
G; G11; G11C; G11C27/00; G11C27/02; G11C27/024; G11C27/026; H; H03; H03K; H03K17/00; H03K17/16; H03K17/161; H03K17/162

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 294 words
A sample-and-hold circuit comprising: an input terminal for receiving of an input to be sampled, a first buffer having an input coupled to the input terminal, and having an output, a first switching element having a control electrode coupled to a clock signal terminal for receiving a clock signal, having a first main electrode coupled to the output of the first buffer, and having a second main electrode, a first capacitive impedance having a first terminal coupled to the second main electrode of the first switching element, and having a second terminal coupled to a point of fixed potential, an output amplifier having a non-inverting input coupled to the first terminal of the first capacitive impedance, having an inverting input, and having an output coupled to an output terminal for supplying a sampled output signal, a second switching element having a control electrode coupled to the clock signal terminal, having a first main electrode coupled to the output of the output amplifier, and having a second main electrode coupled to the inverting input of the output amplifier, a second capacitive impedance having a first terminal coupled to the second main electrode of the second switching element and having a second terminal coupled to the output of the output amplifier, a second buffer having an input coupled to the point of fixed potential and having an output coupled to the second terminal of the first capacitive impedance, a third buffer having an input coupled to the output of the output amplifier, and having an output coupled to the first main electrode of the second switching element, and a fourth buffer having an input coupled to the output of the output amplifier, and having an output coupled to the second terminal of the second capacitive impedance.
Claim 2
Dependent Claim 294 words
A sample-and-hold circuit comprising: an input terminal for receiving of an input to be sampled, a first buffer having an input coupled to the input terminal, and having an output, a first switching element having a control electrode coupled to a clock signal terminal for receiving a clock signal, having a first main electrode coupled to the output of the first buffer, and having a second main electrode, a first capacitive impedance having a first terminal coupled to the second main electrode of the first switching element, and having a second terminal coupled to a point of fixed potential, an output amplifier having a non-inverting input coupled to the first terminal of the first capacitive impedance, having an inverting input, and having an output coupled to an output terminal for supplying a sampled output signal, a second switching element having a control electrode coupled to the clock signal terminal, having a first main electrode coupled to the output of the output amplifier, and having a second main electrode coupled to the inverting input of the output amplifier, a second capacitive impedance having a first terminal coupled to the second main electrode of the second switching element and having a second terminal coupled to the output of the output amplifier, a second buffer having an input coupled to the point of fixed potential and having an output coupled to the second terminal of the first capacitive impedance, a third buffer having an input coupled to the output of the output amplifier, and having an output coupled to the first main electrode of the second switching element, and a fourth buffer having an input coupled to the output of the output amplifier, and having an output coupled to the second terminal of the second capacitive impedance.
Claim 3
Dependent Claim 48 words
A sample-and-hold circuit as claimed in claim 1, wherein the first and the third buffers are substantially identical, the first and the second switching element are substantially identical, the first and the second capacitive impedance are substantially identical, and the second and the fourth buffers are substantially identical.
Claim 4
Dependent Claim 21 words
A sample-and-hold circuit as claimed in claim 2, wherein the first through the fourth buffers are substantially identical to one another.

References Cited (Backward Citations)

US3555298A Cited
US4125813A Cited
JPS558656A Cited
US4199697A Cited
US4352070A Cited
US4308468A Cited
US4520283A Cited
US4517518A Cited
US5162670A Cited
US5216375A Cited
US5258664A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-10-29 2000-04-29 2000-10-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-10-29 2004-04-29 2004-10-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-10-29 2008-04-29 2008-10-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag