Patent US5568515A successfully refreshed from Google Patents.
US5568515A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reversible AUI port for ethernet
Assignee: GlobalFoundries Inc
•
Filing: 1995-05-16
•
Granted: 1996-10-22
•
Expires: 2015-05-16
Abstract
Abstract An improved AUI (CI) line driver that implements three modes: an active mode, an idle mode, and a reverse mode. The reverse mode allows use of the AUI line driver cell in a reversible AUI, that is, in an AUI that can be reconfigured for controller mode, or transceiver mode. The controller mode AUI has two AUI receivers and an AUI driver, while the transceiver mode has two AUI drivers and an AUI receiver. Having one driver cell (the CI cell) that can be reversed permits reconfiguring the AUI into either mode.
Inventors
- 👤 John M. Wincn
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 20:18
CPC Classifications
H; H04; H04L; H04L25/00; H04L25/02; H04L25/0264; H04L25/028; H04L25/0272; H04L25/0292; H04L25/0278
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
150 words
A reversible Control In line driver, comprising: a first and a second current driver, each current driver coupled between a first reference voltage and a second reference voltage, for driving a differential output signal on a first output and a second output, wherein said first output is coupled to said first current driver and said second output is coupled to said second current driver; and a differential driver, coupled to said current drivers and responsive to an input differential signal, a transmit signal, and a REV -- EN signal, for: driving said output differential signal from said outputs responsive to said input differential signal when said transmit signal is asserted and said REV -- EN signal is deasserted, otherwise activating each said current driver when said transmit signal and said REV -- EN signal are deasserted; and otherwise deactivating each current driver when said REV -- EN signal is asserted.
Claim 2
Dependent Claim
150 words
A reversible Control In line driver, comprising: a first and a second current driver, each current driver coupled between a first reference voltage and a second reference voltage, for driving a differential output signal on a first output and a second output, wherein said first output is coupled to said first current driver and said second output is coupled to said second current driver; and a differential driver, coupled to said current drivers and responsive to an input differential signal, a transmit signal, and a REV -- EN signal, for: driving said output differential signal from said outputs responsive to said input differential signal when said transmit signal is asserted and said REV -- EN signal is deasserted, otherwise activating each said current driver when said transmit signal and said REV -- EN signal are deasserted; and otherwise deactivating each current driver when said REV -- EN signal is asserted.
Claim 3
Dependent Claim
101 words
The reversible Control In line driver of claim 1 wherein each current driver comprises a PMOS transistor and an NMOS transistor, wherein a drain of said PMOS transistor is coupled to a drain of said NMOS transistor, a source of said NMOS transistor is coupled to said first reference voltage, and a source of said PMOS transistor is coupled to said second reference voltage; and wherein said first output is coupled to said drain of said PMOS transistor of said first current driver and said second output is coupled to said drain of said PMOS transistor of said second current driver.
Claim 4
Dependent Claim
22 words
The reversible differential line driver of claim 2 wherein said current drivers and said differential driver are integrated into a semiconductor package.
Claim 5
Dependent Claim
31 words
The reversible differential line driver of claim 3 further comprising a terminating impedance coupled across said first and second outputs wherein said terminating impedance is not integrated into said semiconductor package.
Claim 6
Dependent Claim
193 words
A reversible Control In line driver, comprising: a first and a second MOS driver, each MOS driver comprising a PMOS transistor and an NMOS transistor, a drain of said PMOS transistor coupled to a drain of said NMOS transistor, a source of said NMOS transistor coupled to a first reference voltage, and a source of said PMOS transistor coupled to a second reference voltage; a first output coupled to said drain of said NMOS transistor of said first MOS driver; a second output coupled to said drain of said NMOS transistor of said second MOS driver; and a driver controller, coupled to a gate of each transistor of said MOS drivers and responsive to an input differential signal, a transmit signal, and a REV -- EN signal, for: driving an output differential signal from said outputs responsive to said input differential signal when said transmit signal is asserted and said REV -- EN signal is deasserted, otherwise activating each transistor of said MOS drivers when said transmit signal and said REV -- En signal are deasserted; and otherwise deactivating each transistor of said MOS drivers when said REV -- EN signal is asserted.
Claim 7
Dependent Claim
193 words
A reversible Control In line driver, comprising: a first and a second MOS driver, each MOS driver comprising a PMOS transistor and an NMOS transistor, a drain of said PMOS transistor coupled to a drain of said NMOS transistor, a source of said NMOS transistor coupled to a first reference voltage, and a source of said PMOS transistor coupled to a second reference voltage; a first output coupled to said drain of said NMOS transistor of said first MOS driver; a second output coupled to said drain of said NMOS transistor of said second MOS driver; and a driver controller, coupled to a gate of each transistor of said MOS drivers and responsive to an input differential signal, a transmit signal, and a REV -- EN signal, for: driving an output differential signal from said outputs responsive to said input differential signal when said transmit signal is asserted and said REV -- EN signal is deasserted, otherwise activating each transistor of said MOS drivers when said transmit signal and said REV -- En signal are deasserted; and otherwise deactivating each transistor of said MOS drivers when said REV -- EN signal is asserted.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-10-22 | 2000-04-22 | 2000-10-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-10-22 | 2004-04-22 | 2004-10-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-10-22 | 2008-04-22 | 2008-10-22 | $7700.00 | Window Closed / Lapsed |