Patent US5541850A successfully refreshed from Google Patents.
US5541850A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for forming an integrated circuit including a memory structure
Assignee: Philips Semiconductors Inc
•
Filing: 1994-05-17
•
Granted: 1996-07-30
•
Expires: 2014-05-17
Abstract
Abstract A set of circuit specifications including an internal memory structure is developed and then described in a hardware description language that is entered into a computer system. The circuit description is then synthesized on the computer to form a netlist to specify the circuit. From this netlist, an integrated circuit is produced on a semiconductor die, which is then packaged for use. A method for synthesizing a netlist from a hardware description including an internal memory structure includes converting the hardware description into an internal signal list, which contains an indication of the presence of an internal memory structure in the described circuit. For each memory structure indicated, synthesis is performed using a memory cell library, and compatibility between the hardware description for the circuit and the internal memory structure specified is determined. When compatibility is found, the internal memory structure is instantiated into the netlist for the circuit. A central processing unit (CPU) is connected to a keyboard used to input a hardware description of a circuit. Further included is a hardware description processor implemented on the CPU that creates mask generation data for use with a mask generator to form an integrated circuit. An internal memory structure as described in the hardware description of the circuit is thereby included in the circuit.
Inventors
- 👤 Nels B. Vander Zanden
- 👤 Mossaddeq Mahmood
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 15:36
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30
Claims Analysis
Total Claims: 48
Claim 1
Independent Claim
170 words
A method for making an integrated circuit with an internal memory structure comprising the steps of: developing a set of circuit specifications, including circuit specifications of an internal memory structure and circuit specifications of additional logic coupled to said internal memory structure, for an integrated circuit; describing said set of circuit specifications in a hardware description language and inputting said hardware description language into a digital computer system; synthesizing on said digital computer system a netlist including descriptions of both said internal memory structure and said additional logic from said hardware description language which specifies circuitry of said integrated circuit including both said internal memory structure and said additional logic; and producing an integrated circuit comprising a semiconductor die including said circuitry of said integrated circuit, said semiconductor die having a plurality of I/O pads, a package enclosing said integrated circuit die, a plurality of leads extending from said package, and a plurality of conductors coupling said plurality of I/O pads of said semiconductor die to said plurality of leads.
Claim 2
Independent Claim
170 words
A method for making an integrated circuit with an internal memory structure comprising the steps of: developing a set of circuit specifications, including circuit specifications of an internal memory structure and circuit specifications of additional logic coupled to said internal memory structure, for an integrated circuit; describing said set of circuit specifications in a hardware description language and inputting said hardware description language into a digital computer system; synthesizing on said digital computer system a netlist including descriptions of both said internal memory structure and said additional logic from said hardware description language which specifies circuitry of said integrated circuit including both said internal memory structure and said additional logic; and producing an integrated circuit comprising a semiconductor die including said circuitry of said integrated circuit, said semiconductor die having a plurality of I/O pads, a package enclosing said integrated circuit die, a plurality of leads extending from said package, and a plurality of conductors coupling said plurality of I/O pads of said semiconductor die to said plurality of leads.
Claim 3
Dependent Claim
61 words
A method as recited in claim 1 further comprising the steps of: laying out on said digital computer system at least portions of said circuitry of said integrated circuit; and producing at least one integrated circuit mask based upon said laying out step; wherein said integrated circuit is produced, at least in part, with said at least one integrated circuit mask.
Claim 4
Dependent Claim
27 words
A method as recited in claim 2 wherein said step of laying out comprises laying out at least portions of said circuitry for a gate array circuit.
Claim 5
Dependent Claim
27 words
A method as recited in claim 2 wherein said step of laying out comprises laying out at least portions of said circuitry for a standard cell circuit.
Claim 6
Dependent Claim
27 words
A method as recited in claim 2 wherein said step of laying out comprises laying out at least portions of said circuitry for a bit slice layout.
Claim 7
Dependent Claim
104 words
A method as recited in claim 1 wherein said step of synthesizing further comprises the substeps of: converting on said digital computer said hardware description into an internal signal list including at least one internal memory structure; scanning on said digital computer said internal list for said indicia and synthesizing at least one internal memory structure for each instance of said indicia; synthesizing on said digital computer said additional logic from said internal signal list and combining said additional logic with said at least one internal memory structure to create a netlist which specifies circuitry of said integrated circuit including said internal memory structure.
Claim 8
Dependent Claim
58 words
A method as recited in claim 6 wherein said step of synthesizing on said digital computer from said internal signal list includes the steps of: synthesizing a datapath from said internal signal list; synthesizing random logic from said internal signal list; and combining said datapath and said random logic with said internal memory structure to create said netlist.
Claim 9
Dependent Claim
16 words
A method as recited in claim 7 wherein said indicia includes a 2-D bit array designation.
Claim 10
Dependent Claim
23 words
A method as recited in claim 8 wherein said step of synthesizing at least one internal memory structure utilizes a memory cell library.
Claim 11
Dependent Claim
19 words
A method as recited in claim 9 wherein said step of synthesizing a datapath utilizes a datapath cell library.
Claim 12
Dependent Claim
20 words
A method as recited in claim 10 wherein said step of synthesizing random logic utilizes a standard cell/gate array library.
Claim 13
Dependent Claim
58 words
A method as recited in claim 8 wherein said synthesizing of at least one internal memory structure further comprises the steps of: extracting conditions for writing data to said at least one internal memory structure; extracting data to be written in said at least one internal memory structure; and adding said conditions and said data to said netlist.
Claim 14
Dependent Claim
32 words
A method as recited in claim 12 further comprising the steps of extracting conditions for reading data from said at least one internal memory structure and adding said conditions to said netlist.
Claim 15
Dependent Claim
45 words
A method as recited in claim 13 further comprising the steps of: analyzing said indicia to determine compatibility of said indicia with said at least one internal memory structure; and instantiating said at least one internal memory structure into said netlist when there is compatibility.
Claim 16
Independent Claim
138 words
A method for synthesizing a netlist from a hardware description of an integrated circuit that includes an internal memory structure comprising the steps of: inputting a hardware description of a set of specifications of an integrated circuit that includes an internal memory structure into a digital computer; converting on said digital computer said hardware description into an internal signal list including indicia of at least one internal memory structure; scanning on said digital computer said internal list for said indicia and synthesizing at least one internal memory structure for each instance of said indicia; synthesizing on said digital computer additional logic from said internal signal list and combining said additional logic with said at least one internal memory structure to create a netlist which specifies circuitry of said integrated circuit including said at least one internal memory structure.
Claim 17
Independent Claim
138 words
A method for synthesizing a netlist from a hardware description of an integrated circuit that includes an internal memory structure comprising the steps of: inputting a hardware description of a set of specifications of an integrated circuit that includes an internal memory structure into a digital computer; converting on said digital computer said hardware description into an internal signal list including indicia of at least one internal memory structure; scanning on said digital computer said internal list for said indicia and synthesizing at least one internal memory structure for each instance of said indicia; synthesizing on said digital computer additional logic from said internal signal list and combining said additional logic with said at least one internal memory structure to create a netlist which specifies circuitry of said integrated circuit including said at least one internal memory structure.
Claim 18
Dependent Claim
58 words
A method as recited in claim 15 wherein said step of synthesizing on said digital computer from said internal signal list includes the steps of: synthesizing a datapath from said internal signal list; synthesizing random logic from said internal signal list; and combining said datapath and said random logic with said internal memory structure to create said netlist.
Claim 19
Dependent Claim
16 words
A method as recited in claim 16 wherein said indicia includes a 2-D bit array designation.
Claim 20
Dependent Claim
23 words
A method as recited in claim 17 wherein said step of synthesizing at least one internal memory structure utilizes a memory cell library.
Claim 21
Dependent Claim
19 words
A method as recited in claim 18 wherein said step of synthesizing a datapath utilizes a datapath cell library.
Claim 22
Dependent Claim
19 words
A method as recited in claim 19 wherein said step of synthesizing random logic utilizes a standard cell library.
Claim 23
Dependent Claim
58 words
A method as recited in claim 17 wherein said synthesizing of at least one internal memory structure further comprises the steps of: extracting conditions for writing data to said at least one internal memory structure; extracting data to be written in said at least one internal memory structure; and adding said conditions and said data to said netlist.
Claim 24
Dependent Claim
32 words
A method as recited in claim 21 further comprising the steps of extracting conditions for reading data from said at least one internal memory structure and adding said conditions to said netlist.
Claim 25
Dependent Claim
45 words
A method as recited in claim 22 further comprising the steps of: analyzing said indicia to determine compatibility of said indicia with said at least one internal memory structure; and instantiating said at least one internal memory structure into said netlist when there is compatibility.
Claim 26
Dependent Claim
35 words
A method as recited in claim 23 wherein said step of analyzing further comprises determining compatibility between each parameter specified in said hardware description with each parameter of said at least one internal memory structure.
Claim 27
Dependent Claim
34 words
A method as recited in claim 24 wherein when compatibility is determined between said hardware description parameters and said at least one internal memory structure parameters, a list of mergable write operations is made.
Claim 28
Dependent Claim
30 words
A method as recited in claim 25 wherein when said list of mergable write operations exists, a heuristic is used to select and merge a write operation from said list.
Claim 29
Dependent Claim
66 words
A method as recited in claim 26 wherein when said list is exhausted of mergable write operations, a comparison is made between a number of write ports needed for said write operations and a number of write ports available on said at least one internal memory structure, wherein when said number of write ports needed exceeds the number of write ports available, an error is indicated.
Claim 30
Independent Claim
31 words
A method as recited in 27 wherein when said number of write ports needed does not exceed said number of write ports available, a list of mergable read operations is made.
Claim 31
Independent Claim
31 words
A method as recited in 27 wherein when said number of write ports needed does not exceed said number of write ports available, a list of mergable read operations is made.
Claim 32
Dependent Claim
30 words
A method as recited in claim 28 wherein when said list of mergable read operations exists, a heuristic is used to select and merge a read operation from said list.
Claim 33
Dependent Claim
66 words
A method as recited in claim 29 wherein when said list is exhausted of mergable read operations, a comparison is made between a number of read ports needed for said read operations and a number of read ports available on said at least one internal memory structure, wherein when said number of read ports needed exceeds the number of read ports available, an error is indicated.
Claim 34
Independent Claim
41 words
A method as recited in 30 wherein when said number of read ports needed does not exceed said number of read ports available, an analysis of address equations is made to determine clocking for said at least one internal memory structure.
Claim 35
Independent Claim
41 words
A method as recited in 30 wherein when said number of read ports needed does not exceed said number of read ports available, an analysis of address equations is made to determine clocking for said at least one internal memory structure.
Claim 36
Dependent Claim
35 words
A method as recited in claim 31 wherein when said analysis of address equations determines that all write operations are asynchronous, a type for said at least one internal memory structure is set to asynchronous.
Claim 37
Dependent Claim
50 words
A method as recited in claim 31 wherein when said analysis of said address equations determines that all write operations are a same type of synchronous operation, a clock is added to said data structure and a type for said at least one internal memory structure is set to synchronous.
Claim 38
Dependent Claim
108 words
A method as recited in claim 23 wherein said step of instantiating further comprises the substeps of: inserting said at least one memory structure from said memory cell library into a data structure for said circuit; adding in values for parameters of said at least one memory structure from said hardware description; generating equations for hardware pins to control each write port of said at least one internal memory structure; generating equations for hardware pins to control each read port of said at least one internal memory structure; and connecting each signal in said data structure to an appropriate pin of said at least one internal memory structure.
Claim 39
Dependent Claim
102 words
A method as recited in claim 34 wherein said step of generating equations to control each write port further comprises the substeps of: adding generated equations for address and data inputs of each write port to said data structure; adding generated equations for control signals of each write port to said data structure; and determining compatibility of synchronicity between said data structure write port and said at least one internal memory structure, wherein when there is no compatibility, additional logic elements are connected to address, data, and control pins of said at least one internal memory structure to synchronize said write port.
Claim 40
Dependent Claim
55 words
A method as recited in claim 34 wherein said step of generating equations for hardware pins to control each read port further comprises the substeps of: adding generated equations for address inputs of each read port to said data structure; and adding generated equations for control signals of each read port to said data structure.
Claim 41
Independent Claim
89 words
An apparatus for designing integrated circuits comprising: a central processing unit (CPU); a user input coupled to said CPU for entering a hardware description of an integrated circuit that includes an internal memory structure and additional logic; a hardware description processor implemented on said CPU to create mask generation data from said hardware description that can be used to make an integrated circuit including both said internal memory structure and said additional logic; a mask generator for making at least one integrated circuit mask from said mask generation data.
Claim 42
Independent Claim
89 words
An apparatus for designing integrated circuits comprising: a central processing unit (CPU); a user input coupled to said CPU for entering a hardware description of an integrated circuit that includes an internal memory structure and additional logic; a hardware description processor implemented on said CPU to create mask generation data from said hardware description that can be used to make an integrated circuit including both said internal memory structure and said additional logic; a mask generator for making at least one integrated circuit mask from said mask generation data.
Claim 43
Dependent Claim
33 words
An apparatus as recited in claim 37 wherein said hardware description processor further includes conversion means to convert said hardware description into an internal signal list including indicia of said internal memory structure.
Claim 44
Dependent Claim
34 words
An apparatus as recited in claim 38 wherein said hardware description processor further comprises a synthesizer means for producing a netlist of said integrated circuit including said internal memory structure from said hardware description.
Claim 45
Dependent Claim
39 words
An apparatus as recited in claim 39 wherein said synthesizer means further synthesizes a datapath and random logic from said internal signal list and combines said datapath and said random logic with said internal memory structure for said netlist.
Claim 46
Dependent Claim
30 words
An apparatus as recited in claim 40 wherein said synthesizer means utilizes a memory cell library, a datapath cell library, and a standard cell/gate array library to produce said netlist.
Claim 47
Dependent Claim
20 words
An apparatus as recited in claim 38 wherein said indicia of said internal memory structure includes a 2-D bit array.
Claim 48
Dependent Claim
16 words
An apparatus as recited in claim 37 wherein said mask generator is coupled to said CPU.
References Cited (Backward Citations)
US4896272A
Cited
US5239465A
Cited
US5299137A
Cited
US5345393A
Cited
US5452227A
Cited
US5396435A
Cited
US5426591A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-07-30 | 2000-01-29 | 2000-07-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-07-30 | 2004-01-29 | 2004-07-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-07-30 | 2008-01-29 | 2008-07-30 | $7700.00 | Window Closed / Lapsed |