← Back to Patent Explorer
US5534791A Expired / Lapsed US ⏱️ 0.0 years remaining

Noise isolated I/O buffer

Assignee: LSI Corp
•
Filing: 1995-01-20
•
Granted: 1996-07-09
•
Expires: 2015-01-20
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An I/O buffer is provided that is noise-isolated, i.e., less susceptible to the effect of switching noise. In particular, a noise isolated I/O buffer includes an output terminal, a transient switching circuit connected to first power and ground voltage sources, to a logic input signal and to the output terminal, and a logic holding circuit connected to second power and ground voltage sources separate from the first power ground voltage sources, to the logic input signal and to the output terminal. The transient switching circuit causes a logic level of the output terminal to be switched responsive to a change in the input signal. The logic holding circuit causes the logic level of the output terminal to be maintained in the absence of a change in the input signal. In the absence of a change in the input signal, the transient switching circuit may be turned off, therefore presenting a high impedance to the first power and ground voltage sources. Switching noise in the first power supply network therefore is not transmitted through to the outputs of unswitched I/O buffers. The transient switching circuit and the logic holding circuit may be connected to the same power and ground voltage sources. The transient switching circuit, however, is turned off in the absence of a change in the input signal, and the logic holding circuit is turned off responsive to a change in the input signal. Smaller current surges are therefore provided at different times rather than a single large current surge, thereby reducing dI/dt. Provision is made for delaying turn on of the logic holding circuit until a logic transition of the output signal is substantially complete, further reducing the effects of switching noise on unswitched outputs. Preferably, the logic holding circuit, once it has been turned on, remains on despite possible changes in the output voltage level and is turned off only in response to changes in the input signal. The transient switching circuit may be constructed so as to, once it has been turned off, remain off despite possible changes in the output voltage level, or to turn back on in order to help return to output voltage to the proper level.

Inventors

  • 👤 Derwin W. Mattos
  • 👤 II James D. Shiffer
  • 👤 Jeffrey F. Wong

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 05:21
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/003; H03K19/00346; H03K19/00361; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 191 words
A noise-isolated I/O buffer, comprising: an output terminal; feedback means, including a first logic gate and connected to a logic input signal and to said output terminal, for producing a first pair of output signals and a second pair of output signals; transient switching circuit means connected to first power and ground voltage sources and responsive to said first pair of output signals for causing a logic level of said output terminal to be switched responsive to a change in said input signal, and for turning off in the absence of a change in said input signal; and logic holding circuit means connected to second power and ground voltage sources separate from said first power and ground voltage sources and responsive to said second pair of output signals for causing the logic level of the output terminal to be maintained in the absence of a change in said input signal and for turning off responsive to a change in the input signal; wherein said first logic gate is referenced to both one of said first power and ground voltage sources and to one of said second power and ground voltage sources.
Claim 2
Dependent Claim 191 words
A noise-isolated I/O buffer, comprising: an output terminal; feedback means, including a first logic gate and connected to a logic input signal and to said output terminal, for producing a first pair of output signals and a second pair of output signals; transient switching circuit means connected to first power and ground voltage sources and responsive to said first pair of output signals for causing a logic level of said output terminal to be switched responsive to a change in said input signal, and for turning off in the absence of a change in said input signal; and logic holding circuit means connected to second power and ground voltage sources separate from said first power and ground voltage sources and responsive to said second pair of output signals for causing the logic level of the output terminal to be maintained in the absence of a change in said input signal and for turning off responsive to a change in the input signal; wherein said first logic gate is referenced to both one of said first power and ground voltage sources and to one of said second power and ground voltage sources.
Claim 3
Dependent Claim 60 words
The apparatus of claim 1, wherein said transient switching circuit means comprises first and second transistors having drains connected in common to said output terminal, one of said first and second transistors having a source connected to said first power voltage source and another of said first and second transistors having a source connected to said first ground voltage source.
Claim 4
Dependent Claim 49 words
The apparatus of claim 2, wherein said feedback means comprises a first inverter having a first voltage threshold connected to said output terminal and producing a first feedback signal and a second inverter having a second voltage threshold connected to said output terminal and producing a second feedback signal.
Claim 5
Dependent Claim 51 words
The apparatus of claim 3, wherein said first logic gate is connected to said first feedback signal and to said logic input signal and produces one of said first pair of output signals, said one of said first pair of output signals being connected to a gate of said first transistor.
Claim 6
Dependent Claim 54 words
The apparatus of claim 4, wherein said feedback means comprises a second logic gate connected to said second feedback signal and to said logic input signal and producing another of said first pair of output signals, said another of said first pair of output signals being connected to a gate of said second transistor.
Claim 7
Dependent Claim 20 words
The apparatus of claim 5, wherein said first logic gate and said second logic gate are of different logic types.
Claim 8
Dependent Claim 85 words
The apparatus of claim 6, wherein each of said first and second logic gates comprises first and second transistors having drains connected in common to an output terminal of said logic gate, one of said first and second transistors having a source connected to one of said first power voltage source and said first ground voltage source and another of said first and second transistors having a source connected to a corresponding one of said second power voltage source and said second ground voltage source.
Claim 9
Dependent Claim 38 words
The apparatus of claim 7, wherein within each of said first and second logic gates a substrate of one of said first and second transistors is connected to the source of another of said first and second transistors.

References Cited (Backward Citations)

US4731553A Cited
US4806794A Cited
US4928023A Cited
US4975598A Cited
US5319260A Cited
US5332932A Cited
US5296757A Cited
US5493232A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-07-09 2000-01-08 2000-07-09 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-07-09 2004-01-08 2004-07-09 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-07-09 2008-01-08 2008-07-09 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag