US5493232A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Disturbance immune output buffer with switch and hold stages
Assignee: Philips Semiconductors Inc
•
Filing: 1992-03-11
•
Granted: 1996-02-20
•
Expires: 2012-03-11
Abstract
Abstract A disturbance immune output buffer is disclosed. The output buffer includes a switch stage and a hold stage. The switch stage utilizes a pull-up transistor coupled to a switch power node and a pull-down transistor coupled to a switch ground node to drive a weak signal from internal circuitry to a corresponding strong signal on an output node. The pull-up transistor and pull-down transistor are then shut off. The hold stage utilizes a pull-up transistor coupled to a hold power node and a pull-down transistor coupled to a hold ground node to maintain the signal on the output node. As a result, a constant output signal is generated which is not effected by disturbances such as transients and noise associated with ground bounce. In addition, since the switch stage transistors are shut off, any ground bounce produced during state transitions of coupled output buffers will not effect sensitive circuit elements.
Inventors
- 👤 Donald H. Kube
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 10:43
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356017; H03K3/01; H03K3/013; H03K3/356104; H03K3/356113
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
322 words
In an integrated circuit, an output buffer, comprising: an input node that receives a logic signal; first and second power supply nodes and first and second ground nodes; a switching circuit coupled to said input node for generating an initial output voltage on an output node, said initial output voltage corresponding to said logic signal on said input node; said switching circuit coupled to said first power supply node and said first circuit ground node, said switching circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first ground node, said pull-up transistor and said pull-down transistor being shut off after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal, so that said output node is isolated from said first power supply node and said first circuit ground node; and an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit includes a circuit element with an input directly connected to said output node, said circuit element being driven solely in response to said initial output voltage on said output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said output node to said second power supply node when said output voltage is at a high voltage level; wherein said circuit element output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said output node.
Claim 2
Dependent Claim
322 words
In an integrated circuit, an output buffer, comprising: an input node that receives a logic signal; first and second power supply nodes and first and second ground nodes; a switching circuit coupled to said input node for generating an initial output voltage on an output node, said initial output voltage corresponding to said logic signal on said input node; said switching circuit coupled to said first power supply node and said first circuit ground node, said switching circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first ground node, said pull-up transistor and said pull-down transistor being shut off after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal, so that said output node is isolated from said first power supply node and said first circuit ground node; and an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit includes a circuit element with an input directly connected to said output node, said circuit element being driven solely in response to said initial output voltage on said output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said output node to said second power supply node when said output voltage is at a high voltage level; wherein said circuit element output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said output node.
Claim 3
Dependent Claim
30 words
The output buffer of claim 1, wherein said first and second power supply nodes and said first and second circuit ground nodes are coupled to a plurality of output buffers.
Claim 4
Dependent Claim
319 words
In an integrated circuit, an output buffer, comprising: an input node that receives a logic signal; first and second power supply nodes and first and second ground nodes; a switching circuit coupled to said input node for generating an initial output voltage on an output node, said initial output voltage corresponding to said logic signal on said input node; said switching circuit coupled to said first power supply node and said first circuit ground node, said switching circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first ground node, said pull-up transistor and said pull-down transistor being shut off after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal, so that said output node is isolated from said first power supply node and said first circuit ground node; and an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit includes an inverter with an input directly connected to said output node, said inverter being driven solely in response to said initial output voltage on said output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said output node to said second power supply node when said output voltage is at a high voltage level; wherein said inverter output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said output node.
Claim 5
Dependent Claim
319 words
In an integrated circuit, an output buffer, comprising: an input node that receives a logic signal; first and second power supply nodes and first and second ground nodes; a switching circuit coupled to said input node for generating an initial output voltage on an output node, said initial output voltage corresponding to said logic signal on said input node; said switching circuit coupled to said first power supply node and said first circuit ground node, said switching circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first ground node, said pull-up transistor and said pull-down transistor being shut off after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal, so that said output node is isolated from said first power supply node and said first circuit ground node; and an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit includes an inverter with an input directly connected to said output node, said inverter being driven solely in response to said initial output voltage on said output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said output node to said second power supply node when said output voltage is at a high voltage level; wherein said inverter output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said output node.
Claim 6
Dependent Claim
30 words
The output buffer of claim 3, wherein said first and second power supply nodes and said first and second circuit ground nodes are coupled to a plurality of output buffers.
Claim 7
Dependent Claim
410 words
In an integrated circuit, an output circuit, comprising: first and second power supply nodes and first and second circuit ground nodes; and a plurality of output buffers that receive logic signals and generate corresponding output voltages on output nodes; said plurality of output buffers coupled to said first and second power supply nodes and said first and second circuit ground nodes; each of said plurality of output buffers including: an input node that receives one of said logic signals; a switching circuit, coupled to said input node, for generating an initial output voltage on one of said output nodes, said initial output voltage corresponding to said logic signal on said input node; said switching circuit, coupled to said first power supply node and said first circuit ground node, and including a differentiating circuit that enables said switching circuit temporarily whenever said received logic signal changes value and then disables said switching circuit so that said output node is isolated from said first power supply node and said first circuit ground node, said differentiating circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first circuit ground node, said pull-up transistor and said pull-down transistor being shut off by said differentiating circuit after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal; an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit in each of said output buffers includes an inverter with an input directly connected to said one output node, said inverter being driven solely in response to said initial output voltage on said output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said one output node to said second power supply node when said output voltage is at a high voltage level; wherein said inverter output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said one output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said one output node.
Claim 8
Dependent Claim
410 words
In an integrated circuit, an output circuit, comprising: first and second power supply nodes and first and second circuit ground nodes; and a plurality of output buffers that receive logic signals and generate corresponding output voltages on output nodes; said plurality of output buffers coupled to said first and second power supply nodes and said first and second circuit ground nodes; each of said plurality of output buffers including: an input node that receives one of said logic signals; a switching circuit, coupled to said input node, for generating an initial output voltage on one of said output nodes, said initial output voltage corresponding to said logic signal on said input node; said switching circuit, coupled to said first power supply node and said first circuit ground node, and including a differentiating circuit that enables said switching circuit temporarily whenever said received logic signal changes value and then disables said switching circuit so that said output node is isolated from said first power supply node and said first circuit ground node, said differentiating circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first circuit ground node, said pull-up transistor and said pull-down transistor being shut off by said differentiating circuit after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal; an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit in each of said output buffers includes an inverter with an input directly connected to said one output node, said inverter being driven solely in response to said initial output voltage on said output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said one output node to said second power supply node when said output voltage is at a high voltage level; wherein said inverter output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said one output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said one output node.
Claim 9
Dependent Claim
414 words
In an integrated circuit, an output circuit, comprising: first and second power supply nodes and first and second circuit ground nodes; and a plurality of output buffers that receive logic signals and generate corresponding output voltages on output nodes; said plurality of output buffers coupled to said first and second power supply nodes and said first and second circuit ground nodes; each of said plurality of output buffers including: an input node that receives one of said logic signals; a switching circuit, coupled to said input node, for generating an initial output voltage on one of said output nodes, said initial output voltage corresponding to said logic signal on said input node; said switching circuit, coupled to said first power supply node and said first circuit ground node, and including a differentiating circuit that enables said switching circuit temporarily whenever said received logic signal changes value and then disables said switching circuit so that said output node is isolated from said first power supply node and said first circuit ground node, said differentiating circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first circuit ground node, said pull-up transistor and said pull-down transistor being shut off by said differentiating circuit after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal; an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit in each of said output buffers includes a circuit element with an input directly connected to said one output node, said circuit element being driven solely in response to said initial output voltage on said one output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said one output node to said second power supply node when said output voltage is at a high voltage level; wherein said circuit element output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said one output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said one output node.
Claim 10
Dependent Claim
414 words
In an integrated circuit, an output circuit, comprising: first and second power supply nodes and first and second circuit ground nodes; and a plurality of output buffers that receive logic signals and generate corresponding output voltages on output nodes; said plurality of output buffers coupled to said first and second power supply nodes and said first and second circuit ground nodes; each of said plurality of output buffers including: an input node that receives one of said logic signals; a switching circuit, coupled to said input node, for generating an initial output voltage on one of said output nodes, said initial output voltage corresponding to said logic signal on said input node; said switching circuit, coupled to said first power supply node and said first circuit ground node, and including a differentiating circuit that enables said switching circuit temporarily whenever said received logic signal changes value and then disables said switching circuit so that said output node is isolated from said first power supply node and said first circuit ground node, said differentiating circuit including a pull-up transistor coupled to said first power node and a pull-down transistor coupled to said first circuit ground node, said pull-up transistor and said pull-down transistor being shut off by said differentiating circuit after said switching circuit drives said initial output voltage on said output node to a value corresponding to said logic signal; an output holding circuit, coupled to said output node, said second power supply node and said second circuit ground node, said output holding circuit being driven solely in response to said initial output voltage so as to maintain an output voltage on said output node, wherein said output holding circuit in each of said output buffers includes a circuit element with an input directly connected to said one output node, said circuit element being driven solely in response to said initial output voltage on said one output node, and an output coupled to a pull-up hold transistor so that said pull-up hold transistor couples said one output node to said second power supply node when said output voltage is at a high voltage level; wherein said circuit element output is also coupled to a pull-down hold transistor so that said pull-down hold transistor couples said one output node to said second circuit ground node when said output voltage is at a low voltage level; whereby said pull-up hold transistor and said pull-down hold transistor maintain said output voltage value on said one output node.
References Cited (Backward Citations)
US4477741A
Cited
US4656370A
Cited
US4504747A
Cited
US4731553A
Cited
US4928023A
Cited
US5319260A
Cited
US5332932A
Cited
US5296757A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-19 | 1999-08-21 | 2000-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-19 | 2003-08-21 | 2004-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-19 | 2007-08-21 | 2008-02-20 | $7700.00 | Window Closed / Lapsed |