Patent US5867237A successfully refreshed from Google Patents.
Patent US5528537A successfully refreshed from Google Patents.
US5528537A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile semiconductor memories with a cell structure suitable for a high speed operation and a low power supply voltage
Assignee: Samsung Electronics Co Ltd
•
Filing: 1995-07-21
•
Granted: 1996-06-18
•
Expires: 2015-07-21
Abstract
Abstract A nonvolatile semiconductor memory with a unit cell structure suitable for high speed operation and a low power supply voltage. The nonvolatile semiconductor memory includes a switching circuit including block select transistors connected by its respective terminal to a corresponding bit line. This switching circuit transmits a signal only when a string to which the switching circuit corresponds is selected. A second active region having a different impurity concentration from a first active region constituting source and drain regions of memory transistors is formed at a substrate contact portion of a bit line contact portion where the memory string and bit line are connected. The impurity concentration of the second active region is lower than that of the first active region.
Inventors
- 👤 Hyong-Gon Lee
- 👤 Sang-Ki Hwang
- 👤 Cheol-Ung Jang
- 👤 Young-Wi Ko
- 👤 Sung-Hee Cho
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 14:06
CPC Classifications
H; H10; H10B; H10B69/00; H10B41/00; H10B41/10; G; G11; G11C; G11C17/00; G11C17/08; G11C17/10; G11C17/12; G11C17/123; H10B20/00; H10B41/30; H10B41/35; H10B41/40; H10B41/41; H10B41/50
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
198 words
A NAND type nonvolatile semiconductor memory, comprising: a plurality of bit lines; a plurality of NAND type unit memory cells for storing memory data, each said plurality of NAND type unit memory cells including at least one memory transistor for selectively accessing desired memory data, wherein: said plurality of NAND type unit memory cells being arranged in a plurality of strings, each of said plurality of strings including a subplurality of said plurality of NAND type unit memory cells, each of said plurality of bit lines being connected to at least two of said plurality of strings, and said plurality of bit lines being arranged into a plurality of blocks; a plurality of string select transistors including at least one depletion mode transistor connected to each of said plurality of strings, said plurality of string select transistors selecting one of said at least two of said plurality of strings connected to each of said plurality of bit lines in response to a string select signal; and a plurality of block select transistors connected respectively to each of said plurality of strings for selecting a respective one of said plurality of blocks in response to a block select signal.
Claim 2
Dependent Claim
198 words
A NAND type nonvolatile semiconductor memory, comprising: a plurality of bit lines; a plurality of NAND type unit memory cells for storing memory data, each said plurality of NAND type unit memory cells including at least one memory transistor for selectively accessing desired memory data, wherein: said plurality of NAND type unit memory cells being arranged in a plurality of strings, each of said plurality of strings including a subplurality of said plurality of NAND type unit memory cells, each of said plurality of bit lines being connected to at least two of said plurality of strings, and said plurality of bit lines being arranged into a plurality of blocks; a plurality of string select transistors including at least one depletion mode transistor connected to each of said plurality of strings, said plurality of string select transistors selecting one of said at least two of said plurality of strings connected to each of said plurality of bit lines in response to a string select signal; and a plurality of block select transistors connected respectively to each of said plurality of strings for selecting a respective one of said plurality of blocks in response to a block select signal.
Claim 3
Dependent Claim
35 words
The NAND type semiconductor memory of claim 1, further comprising: means for generating said block select signal from a row address to select said respective one of said plurality of blocks containing desired memory data.
Claim 4
Dependent Claim
22 words
The NAND type semiconductor memory of claim 1, wherein: each of said plurality of block select transistors is an enhancement mode transistor.
Claim 5
Dependent Claim
237 words
A NAND type nonvolatile semiconductor memory, comprising a plurality of bit lines arranged into a plurality of blocks, each of said plurality of blocks comprising: a bit line; a first block transistor connected to said bit line; a second block transistor connected to said bit line; a first plurality of string select transistors including at least one depletion mode transistor connected in series and to said first block transistor; a second plurality of string select transistors connected in series and to said second block transistor; a first plurality of NAND type unit memory cells connected in series and to said first plurality of string select transistors; and a second plurality of NAND type unit memory cells connected in series and to said second plurality of string select transistor; said first block transistor, said first plurality of string select transistors, and said first plurality of NAND type unit memory cells being connected in series in a first string; said second block transistor, said second plurality of string select transistors, and said second plurality of NAND type unit memory cells being connected in series in a second string; said first plurality of string select transistors selecting said first plurality of NAND type unit memory cells, in response to a first string select signal; and said second plurality of string select transistors selecting said second plurality of NAND type unit memory cells, in response to a second string select signal.
Claim 6
Dependent Claim
237 words
A NAND type nonvolatile semiconductor memory, comprising a plurality of bit lines arranged into a plurality of blocks, each of said plurality of blocks comprising: a bit line; a first block transistor connected to said bit line; a second block transistor connected to said bit line; a first plurality of string select transistors including at least one depletion mode transistor connected in series and to said first block transistor; a second plurality of string select transistors connected in series and to said second block transistor; a first plurality of NAND type unit memory cells connected in series and to said first plurality of string select transistors; and a second plurality of NAND type unit memory cells connected in series and to said second plurality of string select transistor; said first block transistor, said first plurality of string select transistors, and said first plurality of NAND type unit memory cells being connected in series in a first string; said second block transistor, said second plurality of string select transistors, and said second plurality of NAND type unit memory cells being connected in series in a second string; said first plurality of string select transistors selecting said first plurality of NAND type unit memory cells, in response to a first string select signal; and said second plurality of string select transistors selecting said second plurality of NAND type unit memory cells, in response to a second string select signal.
Claim 7
Dependent Claim
37 words
The NAND type semiconductor memory of claim 4, wherein each of said plurality of blocks further comprise: means for generating a unique block select signal from a row address to select memory data in said respective block.
Claim 8
Dependent Claim
27 words
The NAND type semiconductor memory of claim 4, wherein: each of said first block select transistor and said second block select transistor is an enhancement mode transistor.
References Cited (Backward Citations)
JPS55156371A
Cited
US5323039A
Cited
US4999812A
Cited
US4962481A
Cited
US5247480A
Cited
US5280451A
Cited
US5103425A
Cited
KR920020209A
Cited
US5323200A
Cited
US5267196A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-18 | 1999-12-18 | 2000-06-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-18 | 2003-12-18 | 2004-06-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-18 | 2007-12-18 | 2008-06-18 | $7700.00 | Window Closed / Lapsed |