US5323039A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile semiconductor memory and method of manufacturing the same
Assignee: Toshiba Corp
•
Filing: 1989-09-14
•
Granted: 1994-06-21
•
Expires: 2009-09-14
Abstract
Abstract PCT No. PCT/JP89/00942 Sec. 371 Date Jun. 21, 1990 Sec. 102(e) Date Jun. 21, 1990 PCT Filed Sep. 14, 1989 PCT Pub. No. WO90/04855 PCT Pub. Date May 3, 1990.The present invention relates to a non-volatile semiconductor memory having non-volatile memory cells capable of electrically erasing and writing data. Each memory cell has a floating gate formed on the surface of the semiconductor substrate above the channel region, and a control gate. The floating gate partially covers the channel region. Each memory cell is thereby constructed of a parallel connection of a floating gate transistor and an enhancement type transistor. The floating gate transistor is displaced in one of the widthwise directions of the channel region, or partially covers only the central portion of the channel region in the widthwise direction thereof. A plurality of memory cells are connected in series to constitute a basic block. Adjacent basic blocks are separated by an enhancement type MOS transistor. In this memory, a memory cell (floating gate) and an enhancement type MOS transistor (gate) are formed in self alignment with each other using the same mask. In addition, in this memory, a control gate and a floating gate are formed in self alignment with each other using the same mask.
Inventors
- 👤 Masamichi Asano
- 👤 Hiroshi Iwahashi
- 👤 Ryouhei Kirisawa
- 👤 Ryozo Nakayama
- 👤 Satoshi Inoue
- 👤 Riichiro Shirota
- 👤 Tetsuo Endoh
- 👤 Fujio Masuoka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 12:57
CPC Classifications
H; H10; H10B; H10B41/00; H10B41/10; H10D; H10D30/00; H10D30/60; G; G11; G11C; G11C16/00; G11C16/02; G11C16/04; G11C16/0483; H10B41/30; H10B41/35; H10B69/00; H10D30/68; H10D30/681; H10D30/683; H10D30/684; H10D30/685
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
278 words
A non-volatile semiconductor memory comprising: a plurality of basic blocks each having a plurality of non-volatile memory cells connected in series; each of said memory cells having a pair of source and drain regions formed on the surface area of a semiconductor substrate and sandwiching a channel region therebetween; a floating gate formed above said channel region and being capable of charging electric charges; and a control gate formed above said floating gate, said floating gate covering a portion of said channel region such that a floating gate transistor is formed with said floating gate and said control gate being positioned above said channel region, and an enhancement type transistor is formed with only said control gate being positioned above said channel region, said floating gate transistor and said enhancement type transistor being electrically connected in parallel with each other, wherein said floating gate is displaced in a widthwise direction of said channel region to partially cover from substantially the center of said channel region to one of the side lines thereof in said widthwise direction, and wherein for one of said memory cells, said floating gate is displaced in one widthwise direction of said channel region to partially cover from substantially the center of said channel region to one of the side lines thereof in one of the widthwise directions, and for memory cells other than said one of the memory cells, said floating gate is displaced in a widthwise direction other than said one of the widthwise direction of said channel region to partially cover from substantially the center of said channel region to the other of the side lines thereof in the other widthwise direction.
Claim 2
Dependent Claim
278 words
A non-volatile semiconductor memory comprising: a plurality of basic blocks each having a plurality of non-volatile memory cells connected in series; each of said memory cells having a pair of source and drain regions formed on the surface area of a semiconductor substrate and sandwiching a channel region therebetween; a floating gate formed above said channel region and being capable of charging electric charges; and a control gate formed above said floating gate, said floating gate covering a portion of said channel region such that a floating gate transistor is formed with said floating gate and said control gate being positioned above said channel region, and an enhancement type transistor is formed with only said control gate being positioned above said channel region, said floating gate transistor and said enhancement type transistor being electrically connected in parallel with each other, wherein said floating gate is displaced in a widthwise direction of said channel region to partially cover from substantially the center of said channel region to one of the side lines thereof in said widthwise direction, and wherein for one of said memory cells, said floating gate is displaced in one widthwise direction of said channel region to partially cover from substantially the center of said channel region to one of the side lines thereof in one of the widthwise directions, and for memory cells other than said one of the memory cells, said floating gate is displaced in a widthwise direction other than said one of the widthwise direction of said channel region to partially cover from substantially the center of said channel region to the other of the side lines thereof in the other widthwise direction.
Claim 3
Dependent Claim
78 words
A memory according to claim 1, wherein said plurality of memory cells in each of said basic blocks are divided into a plurality of cell groups each comprising a predetermined number of memory cells, the floating gates of memory cells belonging to a same cell group are displaced in a same direction, and the floating gates of memory cells not belonging to the same cell group are displaced in a direction opposite to that of the same direction.
Claim 4
Dependent Claim
35 words
A memory according to claim 1, wherein an erase operation is performed by causing a current to flow between said floating gate and an erase gate formed between said floating gate and said control gate.
Claim 5
Dependent Claim
22 words
A memory according to claim 1, wherein said plurality of basic blocks are connected in parallel in a predetermined number of units.
Claim 6
Dependent Claim
21 words
A memory according to claim 1, wherein a silicon nitride film is formed between said floating gate and said control gate.
Claim 7
Dependent Claim
19 words
A memory according to claim 1, wherein those basic blocks disposed laterally are separated by a field oxide film.
Claim 8
Dependent Claim
16 words
A memory cell according to claim 2, wherein said predetermined number of memory cells is one.
Claim 9
Dependent Claim
18 words
A memory cell according to claim 2, wherein said predetermined number of memory cells is two or more.
References Cited (Backward Citations)
JPS57162370A
Cited
JPS58190069A
Cited
JPS5955071A
Cited
JPS6254962A
Cited
US5017980A
Cited
US4962481A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-06-20 | 1997-12-20 | 1998-06-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-06-20 | 2001-12-20 | 2002-06-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-06-20 | 2005-12-20 | 2006-06-21 | $7700.00 | Window Closed / Lapsed |