Patent US5516028A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5516028A Expired / Lapsed US ⏱️ 0.0 years remaining

Process and system for temperature control and in-line testing of electronic, electromechanical and mechanical modules

Assignee: Individual
•
Filing: 1994-11-07
•
Granted: 1996-05-14
•
Expires: 2014-11-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A process and system exists for temperature control and testing of modules, such as printed circuit boards, with fitted electronic, electromechanical and mechanical components or individual components, wherein the modules are subjected, following assembly in a soldering process and when the solder joints are still in a semi-molten state, to one or more test phases at high and low temperature, in order to detect defects at an early stage and to take immediate corrective measures when errors occur. To this end, in a first test phase the modules are cooled, as they emerge from the soldering process, to a temperature ranging from 40° to 125° C. and tested in a first test phase. Thereafter, in a second test phase the modules are cooled to a temperature ranging from -40° to 10° C. and tested. In the respective test phase the modules are subjected to a component and/or function test in order to determine defective modules. Modules that are found to be faultless are then fed to a dispenser, whereas defective modules are sorted out from the path to the dispenser and an error message is sent. To improve the error inspection, the modules are provided with a digital code that can be read prior to the respective test phase, so that management of defective and faultless modules is possible with digital computers.

Inventors

  • 👤 Richard A. Rasp
  • 👤 Bernd Johannsen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 16:15
CPC Classifications
H; H05; H05K; H05K13/00; H05K13/0061; G; G01; G01R; G01R31/00; G01R31/28; G01R31/2801; G01R31/281; G01R31/2817

Claims Analysis

Total Claims: 21
Claim 1
Independent Claim 247 words
Process for manufacturing and temperature control and in-line testing of printed circuit boards on which component elements in the form of electronic, electromechanical, or mechanical modules or electrical components are fitted as semi-finished products, comprising: passing said printed circuit boards in succession to a soldering station and subjecting said printed circuit boards to a sufficiently high temperature to make solder electrical connections to said component elements; reducing the temperature of printed circuit boards emerging from said solder station to a first temperature in a temperature range of -50° C. to 200° C. and, while maintaining said first temperature, subjecting said printed circuit boards to a first test phase for the purpose of determining defective component elements; subjecting the printed circuit boards having modules recognized to be faultless in the first test phase to heating or cooling to a second temperature in the temperature range of -50° C. to 200° C. and performing a second test phase in which further testing is performed in order to determine defective modules; and feeding those printed circuit boards determined in said first and second test phases to be faultless to a dispenser, and when a printed circuit board is determined in said first and second test phases to include a component element that is defective, removing said printed circuit board having said defective component element from a path to the dispenser; and, outputting an error message indicating that the printed circuit board removed from the path to the dispenser is defective.
Claim 2
Dependent Claim 247 words
Process for manufacturing and temperature control and in-line testing of printed circuit boards on which component elements in the form of electronic, electromechanical, or mechanical modules or electrical components are fitted as semi-finished products, comprising: passing said printed circuit boards in succession to a soldering station and subjecting said printed circuit boards to a sufficiently high temperature to make solder electrical connections to said component elements; reducing the temperature of printed circuit boards emerging from said solder station to a first temperature in a temperature range of -50° C. to 200° C. and, while maintaining said first temperature, subjecting said printed circuit boards to a first test phase for the purpose of determining defective component elements; subjecting the printed circuit boards having modules recognized to be faultless in the first test phase to heating or cooling to a second temperature in the temperature range of -50° C. to 200° C. and performing a second test phase in which further testing is performed in order to determine defective modules; and feeding those printed circuit boards determined in said first and second test phases to be faultless to a dispenser, and when a printed circuit board is determined in said first and second test phases to include a component element that is defective, removing said printed circuit board having said defective component element from a path to the dispenser; and, outputting an error message indicating that the printed circuit board removed from the path to the dispenser is defective.
Claim 3
Dependent Claim 28 words
Process as claimed in claim 1, wherein in the first test phase the modules are temperature controlled to said first temperature ranging from 60° C. to 130° C.
Claim 4
Dependent Claim 28 words
Process as claimed in claim 1, wherein in the second test phase the modules are temperature controlled to said second temperature ranging from -50° C. to +25° C.
Claim 5
Dependent Claim 51 words
Process as claimed in claim 1, comprising: specifying a temperature set point value to a controller; and, using said controller to limit a maximum system temperature deviation in space and time in said first and second test phases to a maximum tolerance of ±5 Kelvin from said temperature set point value.
Claim 6
Dependent Claim 48 words
Process as claimed in claim 1, comprising: generating at least one corrective signal for correcting at least one process parameter in response to said error message and sending said corrective signal to a point upstream of the test station at which the defective printed circuit board was detected.
Claim 7
Dependent Claim 26 words
Process as claimed in claim 1, comprising: subjecting a printed circuit board to both a component test and a function test in the first test phase.
Claim 8
Dependent Claim 28 words
Process as claimed in claim 1, wherein in the first test phase the modules are temperature controlled to said first temperature ranging from +25° C. to 200° C.
Claim 9
Dependent Claim 28 words
Process as claimed in claim 7, wherein in the second test phase the modules are temperature controlled to said second temperature ranging from -50° C. to +25° C.
Claim 10
Dependent Claim 54 words
Process as claimed in any one of the claims 1 to 8, comprising: determining a number of printed circuit boards which are defective in a defined time interval; and, stopping processing of said printed circuit board upstream of said test station when the determined number of defective printed circuit boards exceeds a predetermined number.
Claim 11
Dependent Claim 51 words
Process as claimed in claim 1, comprising: identifying, prior to the first test phase, the printed circuit board to be tested by means of scanning a code provided on each printed circuit board; and, recording all test results obtained for the identified printed circuit board in relation to the scanned code.
Claim 12
Dependent Claim 83 words
Process as claimed in claim 10, comprising: storing each identification code in the memory of a computer; assigning each test result of a test of an respective printed circuit board that is found to be faultess to the stored identification code; and, terminating testing of a respective printed circuit board when testing indicates that the respective printed circuit board is defective, and assigning the test result indicating a defective printed circuit board to the identification code stored in the memory of the computer.
Claim 13
Dependent Claim 54 words
Process as claimed in claim 11, comprising: analyzing the cause of an error message when a printed circuit board is found to be defective; returning the printed circuit to the test station in which the error message was produced; and, retesting the printed circuit board at the test station to which it was returned.
Claim 14
Dependent Claim 52 words
Process as claimed in claim 10, comprising: determining the code of the respective printed circuit board prior to the first test phase; and, if a printed circuit board is defective, sorting out the defective printed circuit board, rereading the code of the sorted art printed circuit board, and storing the reread code.
Claim 15
Dependent Claim 50 words
Process as claimed in claim 13, comprising: determining how many times a particular printed circuit board has been sorted out due to being defective; and scrapping said particular circuit board upon determining that said particular circuit board has been sorted out due to being defective a predetermined number of times.
Claim 16
Dependent Claim 262 words
System for manufacturing and temperature control and testing of printed circuit boards on which component elements as semi-finished products are fitted, comprising: a soldering station at which the component elements are mechanically and electrically connected on said printed circuit board; at least a first test area coupled to said soldering station and receiving printed circuit boards as said printed circuit boards emerge from said soldering station, including, at least a first testing station in said first test area for performing predetermined testing on said printed circuit boards, means for insulating said first test area with respect to heat and atmosphere against an environment associated with the soldering station so that the temperature of the printed circuit boards after emerging from the soldering station is reduced at the first testing station to a temperature in the range of -50° C. to 200° C. at which testing of said printed circuit boards is performed; a conveying device for conveying printed circuit boards at elevated temperatures from the soldering station to the first test area and from the first test area to outside the first test area; and control means coupled to said first test station and said conveying device for sorting out printed circuit boards determined to be defective in said first test station to a first output sluice in order for the printed circuit boards determined to be defective to issue from the first test area along a first path and for passing non-defective printed circuit boards to a second output sluice to issue from said first test area along a second path.
Claim 17
Dependent Claim 262 words
System for manufacturing and temperature control and testing of printed circuit boards on which component elements as semi-finished products are fitted, comprising: a soldering station at which the component elements are mechanically and electrically connected on said printed circuit board; at least a first test area coupled to said soldering station and receiving printed circuit boards as said printed circuit boards emerge from said soldering station, including, at least a first testing station in said first test area for performing predetermined testing on said printed circuit boards, means for insulating said first test area with respect to heat and atmosphere against an environment associated with the soldering station so that the temperature of the printed circuit boards after emerging from the soldering station is reduced at the first testing station to a temperature in the range of -50° C. to 200° C. at which testing of said printed circuit boards is performed; a conveying device for conveying printed circuit boards at elevated temperatures from the soldering station to the first test area and from the first test area to outside the first test area; and control means coupled to said first test station and said conveying device for sorting out printed circuit boards determined to be defective in said first test station to a first output sluice in order for the printed circuit boards determined to be defective to issue from the first test area along a first path and for passing non-defective printed circuit boards to a second output sluice to issue from said first test area along a second path.
Claim 18
Dependent Claim 79 words
System as claimed in claim 15, further comprising: a second test area coupled to said conveyor device along said second path, said second test area having a second test station and insulated with respect to heat and atmosphere against the environment; wherein the first test area has its temperature adjusted to a temperature ranging from 25° C. to 200° C. and the second test area has its temperature adjusted to a temperature ranging from -50° C. to +25° C.
Claim 19
Dependent Claim 29 words
System as claimed in claim 15, wherein exiting of the defective printed circuit boards from the first test area to the first path is controlled by said control means.
Claim 20
Dependent Claim 41 words
System as claimed in claim 15, 16 or 17, comprising: a scanning device provided at the first test area preceding the first test station in order to decode a code on respective printed circuit boards to identify said printed circuit boards.
Claim 21
Dependent Claim 88 words
System as claimed in claim 18, wherein said control means comprises: a digital computer having an input coupled to said scanning device, at least one input and at least one control output connected to said first test station, and at least one control output coupled to the conveyor device, for storing results of testing at said first test station and controlling transit of said printed circuit boards from said first test station via said conveyor device to said first and second paths based on results of said testing.

References Cited (Backward Citations)

DE8304116U1 Cited
US4607220A Cited
EP0164563A1 Cited
US4818933A Cited
US4926118A Cited
US4993136A Cited
US5055779A Cited
US5321885A Cited
US5246291A Cited
US5325582A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-05-14 1999-11-13 2000-05-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-05-14 2003-11-13 2004-05-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-05-14 2007-11-13 2008-05-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag