US5512501A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of manufacturing a semiconductor device having an SOI structure
Assignee: Renesas Electronics Corp
•
Filing: 1994-11-16
•
Granted: 1996-04-30
•
Expires: 2014-11-16
Abstract
Abstract In etching a polysilicon layer above a gate electrode layer, a portion of the gate electrode layer is left thereunder. The etching process of that polysilicon layer and that gate electrode layer is carried out in two steps of etching the polysilicon layer and an interlayer insulating layer, and etching the gate electrode layer and the gate oxide film. Therefore, the amount that is removed from an SOI layer can be suppressed in the manufacturing process thereof.
Inventors
- 👤 Hideto Hidaka
- 👤 Takahiro Tsuruda
- 👤 Katsuhiro Suma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:38
CPC Classifications
H; H10; H10B; H10B10/00; H10B12/00; H10B12/01; H10B12/02; H10B12/05; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/02; H10D84/03; H10D84/038; H10D86/00; H10D86/01; Y; Y10; Y10S; Y10S148/00; Y10S148/15
Claims Analysis
Total Claims: 21
Claim 1
Independent Claim
265 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in said semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a third insulating layer covering said gate electrode layer and said first conductive layer, and having a second contact hole reaching said second partial surface, forming a second conductive layer covering a surface of said third insulating layer, and connected to said second partial surface via said second contact hole, and forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface.
Claim 2
Independent Claim
265 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in said semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a third insulating layer covering said gate electrode layer and said first conductive layer, and having a second contact hole reaching said second partial surface, forming a second conductive layer covering a surface of said third insulating layer, and connected to said second partial surface via said second contact hole, and forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface.
Claim 3
Dependent Claim
26 words
The method of manufacturing a semiconductor device according to claim 1, wherein said first and second conductive layers are respectively interconnection layers of a memory cell.
Claim 4
Dependent Claim
25 words
The method of manufacturing a semiconductor device according to claim 1, wherein said first and second conductive layers are respectively interconnection layers of a transistor.
Claim 5
Independent Claim
253 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in said semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer, said second insulating layer, a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a third insulating layer covering said gate electrode layer and said first conductive layer, and having a second contact hole reaching said second partial surface, forming a second conductive layer covering a surface of said third insulating layer, and connected to said second partial surface via said second contact hole, and forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface.
Claim 6
Independent Claim
253 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in said semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer, said second insulating layer, a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a third insulating layer covering said gate electrode layer and said first conductive layer, and having a second contact hole reaching said second partial surface, forming a second conductive layer covering a surface of said third insulating layer, and connected to said second partial surface via said second contact hole, and forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface.
Claim 7
Dependent Claim
26 words
The method of manufacturing a semiconductor device according to claim 4, wherein said first and second conductive layers are respectively interconnection layers of a memory cell.
Claim 8
Dependent Claim
25 words
The method of manufacturing a semiconductor device according to claim 4, wherein said first and second conductive layers are respectively interconnection layers of a transistor.
Claim 9
Independent Claim
280 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, forming a resist pattern that covers a first region at a surface of said gate electrode layer, and that exposes second and third regions sandwiching said first region, forming first and second impurity regions of a second conductivity type by implanting impurities of the second conductivity type into said semiconductor layer using said resist pattern as a mask, etching a portion of said gate electrode layer and said gate insulating layer to expose a surface of said first impurity region, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first impurity region, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first impurity region via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose said second impurity region, forming a third insulating layer covering said gate electrode layer and said first conductive layer, and having a second contact hole reaching said second impurity region, and forming a second conductive layer covering a surface of said third insulating layer, and connected to said second impurity region via said second contact hole.
Claim 10
Independent Claim
280 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, forming a resist pattern that covers a first region at a surface of said gate electrode layer, and that exposes second and third regions sandwiching said first region, forming first and second impurity regions of a second conductivity type by implanting impurities of the second conductivity type into said semiconductor layer using said resist pattern as a mask, etching a portion of said gate electrode layer and said gate insulating layer to expose a surface of said first impurity region, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first impurity region, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first impurity region via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose said second impurity region, forming a third insulating layer covering said gate electrode layer and said first conductive layer, and having a second contact hole reaching said second impurity region, and forming a second conductive layer covering a surface of said third insulating layer, and connected to said second impurity region via said second contact hole.
Claim 11
Dependent Claim
26 words
The method of manufacturing a semiconductor device according to claim 7, wherein said first and second conductive layers are respectively interconnection layers of a memory cell.
Claim 12
Dependent Claim
25 words
The method of manufacturing a semiconductor device according to claim 7, wherein said first and second conductive layers are respective interconnection layers of a transistor.
Claim 13
Independent Claim
244 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in said semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface, forming a trench piercing Said second impurity region and said first insulating layer and into said semiconductor substrate, and forming a second conductive layer at an inside surface of said trench.
Claim 14
Independent Claim
244 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in said semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface, forming a trench piercing Said second impurity region and said first insulating layer and into said semiconductor substrate, and forming a second conductive layer at an inside surface of said trench.
Claim 15
Dependent Claim
26 words
The method of manufacturing a semiconductor device according to claim 10, wherein said first and second conductive layers are respectively interconnection layers of a memory cell.
Claim 16
Independent Claim
232 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in a semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer, said second insulating layer, a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface, forming a trench piercing said second impurity region and said first insulating layer and into said semiconductor substrate, and forming a second conductive layer at an inside surface of said trench.
Claim 17
Independent Claim
232 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, etching a portion of said gate electrode layer and said gate insulating layer to expose a first partial surface of said semiconductor layer, forming a first impurity region of a second conductivity type in a semiconductor layer beneath said first partial surface, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first partial surface, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first partial surface via said first contact hole, etching a portion of said first conductive layer, said second insulating layer, a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose a second partial surface of said semiconductor layer, forming a second impurity region of the second conductivity type in said semiconductor layer beneath said second partial surface, forming a trench piercing said second impurity region and said first insulating layer and into said semiconductor substrate, and forming a second conductive layer at an inside surface of said trench.
Claim 18
Dependent Claim
26 words
The method of manufacturing a semiconductor device according to claim 12, wherein said first and second conductive layers are respectively interconnection layers of a memory cell.
Claim 19
Independent Claim
259 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, forming a resist pattern that covers a first region at a surface of said gate electrode layer, and that exposes second and third regions sandwiching said first region, forming first and second impurity regions of a second conductivity type by implanting impurities of the second conductivity type into said semiconductor layer using said resist pattern as a mask, etching a portion of said gate electrode layer and said gate insulating layer to expose a surface of said first impurity region, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first impurity region, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first impurity region via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose said second impurity region, forming a trench piercing said second impurity region and said first insulating layer and into said semiconductor substrate, and forming a second conductive layer at an inside surface of said trench.
Claim 20
Independent Claim
259 words
A method of manufacturing a semiconductor device comprising the steps of: forming a semiconductor layer of a first conductivity type on a main surface of a semiconductor substrate with a first insulating layer therebetween, forming a gate electrode layer on a surface of said semiconductor layer with a gate insulating layer therebetween, forming a resist pattern that covers a first region at a surface of said gate electrode layer, and that exposes second and third regions sandwiching said first region, forming first and second impurity regions of a second conductivity type by implanting impurities of the second conductivity type into said semiconductor layer using said resist pattern as a mask, etching a portion of said gate electrode layer and said gate insulating layer to expose a surface of said first impurity region, forming a second insulating layer covering a remaining portion of said gate electrode layer, and having a first contact hole reaching said first impurity region, forming a first conductive layer covering a surface of said second insulating layer, and connected to said first impurity region via said first contact hole, etching a portion of said first conductive layer and said second insulating layer to expose partially a surface of said gate electrode layer, etching a portion of the remaining portion of said gate electrode layer and said gate insulating layer to expose said second impurity region, forming a trench piercing said second impurity region and said first insulating layer and into said semiconductor substrate, and forming a second conductive layer at an inside surface of said trench.
Claim 21
Dependent Claim
26 words
The method of manufacturing a semiconductor device according to claim 14, wherein said first and second conductive layers are respectively interconnection layers of a memory cell.
References Cited (Backward Citations)
US4173818A
Cited
US4621276A
Cited
US4677735A
Cited
US5125007A
Cited
US5008212A
Cited
US5278082A
Cited
US5302542A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-04-30 | 1999-10-30 | 2000-04-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-04-30 | 2003-10-30 | 2004-04-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-04-30 | 2007-10-30 | 2008-04-30 | $7700.00 | Window Closed / Lapsed |