Patent US5502337A successfully refreshed from Google Patents.
US5502337A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device structure including multiple interconnection layers with interlayer insulating films
Assignee: Renesas Electronics Corp
•
Filing: 1994-11-18
•
Granted: 1996-03-26
•
Expires: 2014-11-18
Abstract
Abstract The present invention relates to a bonding pad electrode structure having sufficiently large allowable current and improved to prevent generation of cracks in an interlayer insulating film by mechanical stress at the time of wire bonding. Interlayer insulating films are provided directly on a semiconductor substrate. An uppermost interconnection layer is provided on interlayer insulating films. Since a lower interconnection layer does not exist immediately below a portion of the uppermost interconnection layer used as a bonding pad, cracks are not generated in the interlayer insulating films at the time of wire bonding. Further, since the uppermost interconnection layer is connected to lower interconnection layers, the current entering the bonding pad is dispersed to these interconnection layers.
Inventors
- 👤 Masahiko Nozaki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 19:22
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/40; H10W20/41; H10W20/435; H10W72/00; H10W72/50; H10W72/531; H10W72/536; H10W72/59; H10W72/90; H10W72/921; H10W72/922; H10W72/9226; H10W72/923; H10W72/9232; H10W72/931; H10W72/932; H10W72/934; H10W72/951; H10W74/00; H10W90/00; H10W90/701; H10W90/751; H10W90/756
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
257 words
A semiconductor device, comprising: a semiconductor substrate; a circuit provided on said semiconductor substrate; a wire bonding portion provided apart from said circuit on said semiconductor substrate; and a drawing line portion provided on said semiconductor substrate for connecting said wire bonding portion and said circuit; wherein said wire bonding portion includes first, second and third interlayer insulating films provided directly on said semiconductor substrate, and an uppermost interconnection layer provided directly on said first, second and third interlayer insulating films; and said drawing line portion includes (1) a first insulating film provided on said semiconductor substrate, (2) a first lower interconnection layer provided on said first insulating film, (3) a second insulating film provided on said first insulating film to cover said first lower interconnection layer, (4) a second lower interconnection layer provided so as to overlap with said first lower interconnection layer with said second insulating film therebetween, (5) a third insulating film provided on said second insulating film to cover said second lower interconnection layer, (6) said uppermost interconnection layer provided so as to overlap with said second lower interconnection layer with said third insulating film therebetween, a first via hole provided in said second insulating film; a first conductive material filled in said first via hole for electrically connecting said first lower interconnection layer and said second lower interconnection layer; a second via hole provided in said third insulating film; a second conductive material filled in said second via hole for electrically connecting said uppermost interconnection layer and said second lower interconnection layer.
Claim 2
Dependent Claim
257 words
A semiconductor device, comprising: a semiconductor substrate; a circuit provided on said semiconductor substrate; a wire bonding portion provided apart from said circuit on said semiconductor substrate; and a drawing line portion provided on said semiconductor substrate for connecting said wire bonding portion and said circuit; wherein said wire bonding portion includes first, second and third interlayer insulating films provided directly on said semiconductor substrate, and an uppermost interconnection layer provided directly on said first, second and third interlayer insulating films; and said drawing line portion includes (1) a first insulating film provided on said semiconductor substrate, (2) a first lower interconnection layer provided on said first insulating film, (3) a second insulating film provided on said first insulating film to cover said first lower interconnection layer, (4) a second lower interconnection layer provided so as to overlap with said first lower interconnection layer with said second insulating film therebetween, (5) a third insulating film provided on said second insulating film to cover said second lower interconnection layer, (6) said uppermost interconnection layer provided so as to overlap with said second lower interconnection layer with said third insulating film therebetween, a first via hole provided in said second insulating film; a first conductive material filled in said first via hole for electrically connecting said first lower interconnection layer and said second lower interconnection layer; a second via hole provided in said third insulating film; a second conductive material filled in said second via hole for electrically connecting said uppermost interconnection layer and said second lower interconnection layer.
Claim 3
Dependent Claim
24 words
The semiconductor device according to claim 1, wherein said second lower interconnection layer is a second interconnection layer counting from said uppermost interconnection layer.
Claim 4
Dependent Claim
24 words
The semiconductor device according to claim 1, wherein said first lower interconnection layer is a third interconnection layer counting from said uppermost interconnection layer.
Claim 5
Dependent Claim
124 words
A semiconductor device, comprising: a semiconductor substrate; an annular lower interconnection layer provided on said semiconductor substrate with a space at the center; an interlayer insulating film provided on said semiconductor substrate to fill said space and to cover said lower interconnection layer; an uppermost interconnection layer provided on said interlayer insulating film to cover said space and to cover said lower interconnection layer; a via hole provided in said interlayer insulating film for connecting said annular lower interconnection layer and said uppermost interconnection layer; and a conductive material filled in said via hole for electrically connecting said lower interconnection layer and said uppermost interconnection layer; wherein a portion of said uppermost interconnection layer positioned above said space is used as a bonding pad.
Claim 6
Dependent Claim
124 words
A semiconductor device, comprising: a semiconductor substrate; an annular lower interconnection layer provided on said semiconductor substrate with a space at the center; an interlayer insulating film provided on said semiconductor substrate to fill said space and to cover said lower interconnection layer; an uppermost interconnection layer provided on said interlayer insulating film to cover said space and to cover said lower interconnection layer; a via hole provided in said interlayer insulating film for connecting said annular lower interconnection layer and said uppermost interconnection layer; and a conductive material filled in said via hole for electrically connecting said lower interconnection layer and said uppermost interconnection layer; wherein a portion of said uppermost interconnection layer positioned above said space is used as a bonding pad.
Claim 7
Dependent Claim
23 words
The semiconductor device according to claim 4, wherein said lower interconnection layer is a second interconnection layer counting from said uppermost interconnection layer.
Claim 8
Dependent Claim
28 words
The semiconductor device according to claim 4, wherein a plurality of said via holes are provided in said interlayer insulating film so as to surround said bonding pad.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-26 | 1999-09-25 | 2000-03-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-26 | 2003-09-25 | 2004-03-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-26 | 2007-09-25 | 2008-03-26 | $7700.00 | Window Closed / Lapsed |