Patent US5500808A successfully refreshed from Google Patents.
US5500808A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus and method for estimating time delays using unmapped combinational logic networks
Assignee: Synopsys Inc
•
Filing: 1995-03-23
•
Granted: 1996-03-19
•
Expires: 2015-03-23
Abstract
Abstract A new method and structure are provided for simulating the time delay associated with signal propagation through a mapped and optimized logic network for a selected target technology using only information from an unmapped logic network. For each target technology, the method and structure include the time delay characteristics of the mapping and optimization strategies used to generate an optimized network using the library of standard gates for that target technology. The functional complexity of each unmapped logic node and the complexity of the fanout for each unmapped logic node are also included in the simulated time delay.
Inventors
- 👤 Albert R. Wang
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 01:37
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/32; G06F30/33
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
257 words
A computer implemented process for generating a time delay simulator that uses a characteristic of a logic node in an unmapped logic network to a delay time in mapped and optimized logic network in a specified target technology, said mapped and optimized logic network corresponding to said logic node in said unapped logic network, wherein the characteristic is represented by a value, said process comprising the steps of: (a) selecting a target technology having a library of standard gates; (b) selecting a mapping and optimization method; (c) selecting a representative logic function; (d) generating a multiplicity of sample unmapped logic having a selected range of values of said characteristic using said representative logic function; (e) mapping and optimizing each of said sample logic nodes for speed using said library of standard gates with said mapping and optimization method thereby producing a multiplicity of mapped and optimized sample logic networks; (f) determining delay time for each of said multiplicity of mapped and optimized sample logic networks thereby generating data including the delay time in said mapped and optimized sample logic network for each value of said characteristic chosen in step (d); and (g) using said data to generate a means for simulating a delay time associated with the mapped logic network corresponding to said logic node in said unmapped logic network, given the value of said characteristic of said logic node, wherein said means for simulating is the time delay simulator and does not require generation of a mapped and optimized logic network to simulate said delay time.
Claim 2
Dependent Claim
257 words
A computer implemented process for generating a time delay simulator that uses a characteristic of a logic node in an unmapped logic network to a delay time in mapped and optimized logic network in a specified target technology, said mapped and optimized logic network corresponding to said logic node in said unapped logic network, wherein the characteristic is represented by a value, said process comprising the steps of: (a) selecting a target technology having a library of standard gates; (b) selecting a mapping and optimization method; (c) selecting a representative logic function; (d) generating a multiplicity of sample unmapped logic having a selected range of values of said characteristic using said representative logic function; (e) mapping and optimizing each of said sample logic nodes for speed using said library of standard gates with said mapping and optimization method thereby producing a multiplicity of mapped and optimized sample logic networks; (f) determining delay time for each of said multiplicity of mapped and optimized sample logic networks thereby generating data including the delay time in said mapped and optimized sample logic network for each value of said characteristic chosen in step (d); and (g) using said data to generate a means for simulating a delay time associated with the mapped logic network corresponding to said logic node in said unmapped logic network, given the value of said characteristic of said logic node, wherein said means for simulating is the time delay simulator and does not require generation of a mapped and optimized logic network to simulate said delay time.
Claim 3
Dependent Claim
10 words
The process of claim 1 wherein said characteristic is fanout.
Claim 4
Dependent Claim
10 words
The process of claim 1 wherein said characteristic is fanin.
Claim 5
Dependent Claim
36 words
The process of claim 3 wherein steps (d) through (g) are repeated with said characteristic being changed from said fanin to fanout thereby generating both a fanin time delay simulator and a fanout time delay simulator.
Claim 6
Dependent Claim
29 words
The process of claim 4 further comprising the step of: combining the fanin time delay simulator and the fanout time delay simulator to obtain a total time delay simulator.
Claim 7
Dependent Claim
136 words
A computer process for simulating delay times in a mapped and optimized logic network in a target technology for a logic node in an unmapped logic network, comprising the steps of: determining a fanin of said logic node in said unmapped logic network; converting said fanin of said logic node in said unmapped logic network to a first time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated first time delay; and determining a fanout of said logic node in said unmapped logic network; converting said fanout of said logic node in said unmapped logic network to a second time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated second time delay.
Claim 8
Dependent Claim
136 words
A computer process for simulating delay times in a mapped and optimized logic network in a target technology for a logic node in an unmapped logic network, comprising the steps of: determining a fanin of said logic node in said unmapped logic network; converting said fanin of said logic node in said unmapped logic network to a first time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated first time delay; and determining a fanout of said logic node in said unmapped logic network; converting said fanout of said logic node in said unmapped logic network to a second time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated second time delay.
Claim 9
Dependent Claim
64 words
The computer process of claim 6 further comprising the step of: combining said simulated first and second time delays thereby simulating a fanin time delay, a fanout time delay and an intrinsic time delay for said mapped and optimized logic network in said target technology to thereby generate a simulated fanin time delay, a simulated fanout time delay and a simulated intrinsic time delay.
Claim 10
Dependent Claim
41 words
The computer process of claim 7 further comprising the step of: scaling said simulated fanin time delay, said simulated fanout time delay and said simulated intrinsic time delay for said mapped and optimized logic network thereby obtaining simulated absolute time delays.
Claim 11
Dependent Claim
64 words
The computer process of claim 6 further comprising the step of: accumulating the simulated first time delay for each of a plurality of individual logical nodes in the unmapped logic network to thereby generate a simulated cumulative first time delay for a mapped and optimized logic network in the target technology, corresponding to said plurality of individual mapped nodes in the unmapped logic network.
Claim 12
Dependent Claim
64 words
The computer process of claim 9 further comprising the step of: accumulating the simulated second time delay for each of a plurality of individual logic nodes in the unmapped logic network to thereby generate a simulated cumulative second time delay for a mapped and optimized logic network in the target technology, corresponding to said plurality of individual mapped nodes in the unmapped logic network.
Claim 13
Dependent Claim
49 words
The computer process of claim 10 further comprising the step of: combining said first and second simulated cumulative time delays thereby generating a simulated fanin time delay, a simulated fanout time delay and a simulated intrinsic time delay for said mapped and optimized logic network in said target technology.
Claim 14
Dependent Claim
33 words
The computer process of claim 11 further comprising the step of: scaling said simulated fanin, fanout and intrinsic time delays for said mapped and optimized logic network thereby obtaining simulated absolute time delays.
Claim 15
Dependent Claim
156 words
The method of claim 6 wherein the logic node in the unmapped logic network has a fanin N and further wherein said step of converting said fanin of said logic node in said unmapped logic network to said first time delay includes the steps of: evaluating a predetermined function F i at said fanin N to obtain a value F i (N) wherein said predetermined function Fi simulates a delay time change in said mapped and optimized logic network in said target technology with a change in fanin of said unmapped logic node; multiplying said value F i (N) by a predetermined constant C i to obtain a product C i F i (N); and adding a predetermined constant D i to said product C i F i (N) thereby generating said simulated first time delay in said mapped and optimized logic network in said target technology for said unmapped logic node having said fanin N.
Claim 16
Dependent Claim
157 words
The method of claim 6 wherein the logic node in the unmapped logic network has a fanout N and further wherein said step of converting said fanout of said logic node in said unmapped logic network to said second time delay includes the steps of: evaluating a predetermined function F o at said fanout N to obtain a value F o (N) wherein said predetermined function F o simulates a delay time change in said mapped and optimized logic network in said target technology with a change in fanout of said unmapped logic node; multiplying said value F o (N) by a predetermined constant C o to obtain a product C o F o (N); and adding a predetermined constant D o to said product C o F o (N) thereby generating said simulated second time delay in said mapped and optimized logic network in said target technology for said unmapped logic node having said fanout N.
Claim 17
Dependent Claim
131 words
In a computer, a simulator for generating delay times in a mapped and optimized logic network in a target technology, said mapped and optimized logic network corresponding an unmapped logic network comprising: means, operatively coupled to said unmapped logic network, for converting a fanin or a logic node in said unmapped logic network to a first time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated first time delay; and means, operatively coupled to said unmapped logic network, or converting a fanout or said logic node in said unmapped logic network to a second time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated second time delay.
Claim 18
Dependent Claim
131 words
In a computer, a simulator for generating delay times in a mapped and optimized logic network in a target technology, said mapped and optimized logic network corresponding an unmapped logic network comprising: means, operatively coupled to said unmapped logic network, for converting a fanin or a logic node in said unmapped logic network to a first time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated first time delay; and means, operatively coupled to said unmapped logic network, or converting a fanout or said logic node in said unmapped logic network to a second time delay in said mapped and optimized logic network, without generating said mapped and optimized logic network, to thereby generate a simulated second time delay.
Claim 19
Dependent Claim
73 words
In a computer, the simulator of claim 15 further comprising: means, operatively coupled to both of said converting means, for combining said simulated first and second time delays thereby simulating a fanin time delay, a fanout time delay and an intrinsic time delay for said mapped and optimized logic network in said target technology no thereby generate a simulated fanin time delay, a simulated fanout time delay, and a simulated intrinsic time delay.
Claim 20
Dependent Claim
48 words
In a computer, the simulator of claim 16 further comprising: means, operatively coupled to said combining means, for scaling said simulated fanin time delay, said simulated fanout time delay and said simulated intrinsic time delay for said mapped and optimized logic network thereby obtaining simulated absolute time delays.
Claim 21
Dependent Claim
71 words
In a computer, the simulator of claim 15 further comprising: means, operatively coupled to said fanin converting means, for accumulating the simulated first time delay for each of a plurality of individual logical nodes in unmapped logic network to thereby generate a simulated cumulative first time delay time for a mapped and optimized logic network in the target technology, corresponding to said plurality of individual nodes in the unmapped logic network.
Claim 22
Dependent Claim
76 words
In a computer, the simulator of claim 18 is wherein said accumulating means further comprises: means, operatively coupled to said fanout converting means, for accumulating the simulated second time delay for each of a plurality of individual logical nodes in the unmapped logic network to thereby generate a cumulative second time delay time for a mapped and optimized logic network in the target technology, corresponding to said plurality of individual nodes in the unmapped logic network.
Claim 23
Dependent Claim
56 words
In a computer, the simulator of claim 19 further comprising: means, operatively coupled to said accumulating means, for combining said first and second simulated cumulative time delays thereby generating a simulated fanin time delay, a simulated fanout time delay and a simulated intrinsic time delay for said mapped and optimized logic network in said target technology.
Claim 24
Dependent Claim
38 words
In a computer, the simulator of claim 20 wherein said combining means further comprises: means for scaling said simulated fanin, fanout and intrinsic time delays for said mapped and optimized logic network thereby obtaining simulated absolute time delays.
References Cited (Backward Citations)
US4656580A
Cited
US4725975A
Cited
US4584642A
Cited
US4527249A
Cited
US4594677A
Cited
US4751637A
Cited
US4703435A
Cited
US4769817A
Cited
US4787061A
Cited
US4916627A
Cited
US4924430A
Cited
US4962341A
Cited
US4962341B1
Cited
US5157620A
Cited
US5091872A
Cited
US5245549A
Cited
US5084824A
Cited
US5345393A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-03-19 | 1999-09-18 | 2000-03-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-03-19 | 2003-09-18 | 2004-03-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-03-19 | 2007-09-18 | 2008-03-19 | $7700.00 | Window Closed / Lapsed |