Patent US5500558A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5500558A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having a planarized surface

Assignee: Mitsubishi Electric Corp
•
Filing: 1994-08-31
•
Granted: 1996-03-19
•
Expires: 2014-08-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An object of the present invention is to completely reduce a difference in level in a short time at a convex pattern spreading horizontally on a large scale and obtain a semiconductor device having a planarized surface. An insulating film is formed on a semiconductor substrate to cover a horizontally spreading convex pattern and to fill in a concave portion. A portion of insulating film located on a planarized portion of convex pattern is selectively etched away so as to leave a frame-shaped insulating film having a width of 1-500 μm at least on the outer periphery portion of convex pattern. Insulating film left on semiconductor substrate is etched by chemical/mechanical polishing method, thereby planarizing a surface of the semiconductor substrate.

Inventors

  • 👤 Yoshio Hayashide

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 09:21
CPC Classifications
H; H10; H10P; H10P50/00; H10P95/00; H10P95/06; H10P95/062; H10P95/064; H10P95/066; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/092

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 224 words
A semiconductor device having a planarized surface, comprising: a semiconductor substrate; an interconnection layer portion provided on a surface of said semiconductor substrate and having a plurality of elements of at least one interconnection layer spreading horizontally, comprising a high density portion having a relatively high number of interconnection elements and a low density portion comprising a relatively low number of said interconnection elements; a first interlayer insulating film provided on said semiconductor substrate to cover both said high interconnection density portion and said low interconnection density portion and having an insulating film surface; a second interlayer insulating film provided over said first interlayer insulating film; wherein at said high interconnection density portion, each of said first and second interlayer insulating films comprises a first silicon oxide film, a silicon nitride film and a second silicon oxide film, formed in this order relative to said substrate surface; at said low interconnection density portion, said first interlayer insulating film includes said first silicon oxide film, said silicon nitride film, a PSG film and said second silicon oxide film, formed in this order relative to said substrate surface; variations in height, as determined from said surface of said semiconductor substrate to said first insulating film surface extending over said high and said low interconnection density portions are limited to be within a range of ±0.3 μm.
Claim 2
Dependent Claim 224 words
A semiconductor device having a planarized surface, comprising: a semiconductor substrate; an interconnection layer portion provided on a surface of said semiconductor substrate and having a plurality of elements of at least one interconnection layer spreading horizontally, comprising a high density portion having a relatively high number of interconnection elements and a low density portion comprising a relatively low number of said interconnection elements; a first interlayer insulating film provided on said semiconductor substrate to cover both said high interconnection density portion and said low interconnection density portion and having an insulating film surface; a second interlayer insulating film provided over said first interlayer insulating film; wherein at said high interconnection density portion, each of said first and second interlayer insulating films comprises a first silicon oxide film, a silicon nitride film and a second silicon oxide film, formed in this order relative to said substrate surface; at said low interconnection density portion, said first interlayer insulating film includes said first silicon oxide film, said silicon nitride film, a PSG film and said second silicon oxide film, formed in this order relative to said substrate surface; variations in height, as determined from said surface of said semiconductor substrate to said first insulating film surface extending over said high and said low interconnection density portions are limited to be within a range of ±0.3 μm.

References Cited (Backward Citations)

US3801880A Cited
EP0111651A2 Cited
JPS59136934A Cited
US4954459A Cited
US5077238A Cited
JPH01303742A Cited
JPH0530052A Cited
US5317192A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-03-19 1999-09-18 2000-03-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-03-19 2003-09-18 2004-03-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-03-19 2007-09-18 2008-03-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag