← Back to Patent Explorer
US5498566A Expired / Lapsed US ⏱️ 0.0 years remaining

Isolation region structure of semiconductor device and method for fabricating the same

Assignee: SK Hynix Inc
•
Filing: 1995-06-26
•
Granted: 1996-03-12
•
Expires: 2015-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An isolation region structure of a semiconductor device and a method for fabricating the same using both a buried oxide isolation technique and a local oxidation of silicon technique, thereby capable of having an advantage of high integrity. In the isolation region structure, narrow trenches are filled only with a polysilicon film whereas wide trenches are filled with a field oxide film and a polysilicon film so as to isolate adjacent active regions from each other. The isolation region structure includes a plurality of trenches including narrow ones and wide ones formed in the silicon substrate, a thin oxide film formed on a bottom surface and opposite side surfaces of each of the narrow trenches and opposite side surfaces of each of the wide trenches, a thick field oxide film formed on a bottom surface of each of the wide trenches, a thin nitride film formed to cover the entire surface of a portion of the thin oxide film disposed in each of the narrow trenches, opposite side surfaces of a portion of the thin oxide film disposed in each of the wide trenches and opposite edges of a portion of the thick field oxide film disposed in each of the wide trenches, a polysilicon film filling the narrow trenches and the wide trenches, another thick field oxide film formed over the polysilicon film, and a thin pad oxide film formed over the active regions.

Inventors

  • 👤 Chang J. Lee

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 21:53
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/041; H10W10/40; Y; Y10; Y10S; Y10S148/00; Y10S148/05

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 260 words
A method for fabricating an isolation region structure in a semiconductor device, comprising the steps of: sequentially forming a first pad oxide film and a first nitride film over a silicon substrate; patterning said first nitride film and said first pad oxide film to expose said silicon substrate at its portion not disposed at active region; etching said exposed portion of the silicon substrate to form a plurality of trenches including narrow ones and wide ones; forming a second pad oxide film on a bottom surface and opposite side surfaces of each of said trenches; forming a second nitride film over the entire exposed surface of the resulting structure; depositing an oxide film over said second nitride film and etching back said oxide film such that said oxide film remains to fill said narrow trenches and form spacers respectively on side walls of said wide trenches; removing said second pad oxide film and said second nitride film using said spacer as a mask in the wide trenches; removing said spacer; growing a first field oxide film over said exposed portions of the silicon substrate in the wide trenches by use of a primary field oxidation process; forming a polysilicon film to fill the narrow and wide trenches; forming a second field oxide film, which is thicker than said first pad oxide film, on said polysilicon film by carrying out a secondary field oxidation process, wherein said first nitride film serves as an oxidation mask; and removing said first nitride film remaining the first pad oxide film at said active regions.
Claim 2
Independent Claim 260 words
A method for fabricating an isolation region structure in a semiconductor device, comprising the steps of: sequentially forming a first pad oxide film and a first nitride film over a silicon substrate; patterning said first nitride film and said first pad oxide film to expose said silicon substrate at its portion not disposed at active region; etching said exposed portion of the silicon substrate to form a plurality of trenches including narrow ones and wide ones; forming a second pad oxide film on a bottom surface and opposite side surfaces of each of said trenches; forming a second nitride film over the entire exposed surface of the resulting structure; depositing an oxide film over said second nitride film and etching back said oxide film such that said oxide film remains to fill said narrow trenches and form spacers respectively on side walls of said wide trenches; removing said second pad oxide film and said second nitride film using said spacer as a mask in the wide trenches; removing said spacer; growing a first field oxide film over said exposed portions of the silicon substrate in the wide trenches by use of a primary field oxidation process; forming a polysilicon film to fill the narrow and wide trenches; forming a second field oxide film, which is thicker than said first pad oxide film, on said polysilicon film by carrying out a secondary field oxidation process, wherein said first nitride film serves as an oxidation mask; and removing said first nitride film remaining the first pad oxide film at said active regions.
Claim 3
Dependent Claim 31 words
A method in accordance with claim 1, wherein said first and second pad oxide films serve as a stress-relief layer at said steps using said primary and secondary field oxidation processes.
Claim 4
Dependent Claim 30 words
A method in accordance with claim 1, wherein said first and second nitride films serve as an oxidation mask at said step using said primary and secondary field oxidation processes.
Claim 5
Dependent Claim 27 words
A method in accordance with claim 1, wherein said silicon substrate is etched to a depth of 2,000 to 5,000 Å so as to form said trenches.
Claim 6
Dependent Claim 19 words
A method in accordance with claim 1, wherein said first field oxide film has a thickness of 5,000 Å.
Claim 7
Dependent Claim 27 words
A method in accordance with claim 1, wherein said step of etching back said oxide film is carried out by use of a reactive ion etching process.
Claim 8
Dependent Claim 31 words
A method in accordance with claim 1, wherein said polysilicon film is formed by use of a low pressure chemical vapor deposition process at a temperature of 550° to 650° C.
Claim 9
Dependent Claim 35 words
A method in accordance with claim 1, wherein said step of etching said polysilicon film is carried out under a condition that said first field oxide film is used as an etching stop end point.
Claim 10
Dependent Claim 34 words
A method in accordance with claim 1, wherein said step of etching said polysilicon film is carried out under a condition that said first nitride film is used as an etching stop end point.
Claim 11
Dependent Claim 21 words
A method in accordance with claim 1, wherein said second field oxide film has a thickness of 500 to 3,000 Å.
Claim 12
Independent Claim 268 words
A method for fabricating an isolation region structure in a semiconductor device, comprising the steps of: (a) sequentially forming a first pad oxide film and a first nitride film over a silicon substrate; (b) patterning the first nitride film and the first pad oxide film to expose the silicon substrate at a portion thereof spaced from active regions thereof; (c) etching the exposed portion of the silicon substrate to form a plurality of narrow trenches and a plurality of wide trenches; (d) forming a second pad oxide film on a bottom surface and opposite side surfaces of each of the trenches; (e) forming a second nitride film over the entire exposed surface of the resulting structure; (f) depositing an oxide film over the second nitride film; (g) etching back the oxide film such that the oxide film remains filling the narrow trenches and forming spacers on sidewalls of the wide trenches; (h) using the spacer as a mask, removing the second pad oxide film and the second nitride film in the wide trenches; (i) removing the spacer; (j) growing a first field oxide film over exposed portions of the silicon substrate in the wide trenches using a primary field oxidation process; (k) forming a polysilicon film to thereby fill the narrow and wide trenches; (l) forming a second field oxide film, which is thicker than the first pad oxide film, on the polysilicon film using a secondary field oxidation process, with the first nitride film serving as an oxidation mask; and (m) removing the first nitride film remaining on the first pad oxide film at the active regions.
Claim 13
Independent Claim 268 words
A method for fabricating an isolation region structure in a semiconductor device, comprising the steps of: (a) sequentially forming a first pad oxide film and a first nitride film over a silicon substrate; (b) patterning the first nitride film and the first pad oxide film to expose the silicon substrate at a portion thereof spaced from active regions thereof; (c) etching the exposed portion of the silicon substrate to form a plurality of narrow trenches and a plurality of wide trenches; (d) forming a second pad oxide film on a bottom surface and opposite side surfaces of each of the trenches; (e) forming a second nitride film over the entire exposed surface of the resulting structure; (f) depositing an oxide film over the second nitride film; (g) etching back the oxide film such that the oxide film remains filling the narrow trenches and forming spacers on sidewalls of the wide trenches; (h) using the spacer as a mask, removing the second pad oxide film and the second nitride film in the wide trenches; (i) removing the spacer; (j) growing a first field oxide film over exposed portions of the silicon substrate in the wide trenches using a primary field oxidation process; (k) forming a polysilicon film to thereby fill the narrow and wide trenches; (l) forming a second field oxide film, which is thicker than the first pad oxide film, on the polysilicon film using a secondary field oxidation process, with the first nitride film serving as an oxidation mask; and (m) removing the first nitride film remaining on the first pad oxide film at the active regions.

References Cited (Backward Citations)

US4238278A Cited
US5011788A Cited
US4983226A Cited
US4766090A Cited
US4666556A Cited
US4892614A Cited
US4980747A Cited
US4960727A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-03-12 1999-09-11 2000-03-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-03-12 2003-09-11 2004-03-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-03-12 2007-09-11 2008-03-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag