Variable delay circuit and clock signal supply unit using the same

Abstract

Abstract A variable delay circuit including delay devices each having a plurality of delay units connected successively, only some of the delay units of the delay devices being connected to a signal transmission line, wherein a delay time is controlled by activating or inactivating the plurality of delay units according to control signals applied to control input terminals provided respectively for said plurality of delay units. A clock signal supply device for supplying a second clock signal to a logic circuit block, said clock signal supply device having a clock signal generator for generating a first clock signal and a reference signal and a phase adjusting means for adjusting the phase of the first clock signal phased on a phase difference between the first clock signal and the reference signal and outputting the phase-adjusted signal as a second clock signal, wherein the phase adjusting unit comprises a first variable delay circuit capable of delay operation in initial adjustment of the first clock signal, a second variable delay circuit, disposed in series with the first variable delay circuit, for performing the delay operation after the initial adjustment, and control circuits for controlling delay times of the first and second variable delay circuits.

Inventors

• 👤 Noboru Masuda
• 👤 Kazumichi Yamamoto
• 👤 Kazunori Nakajima
• 👤 Toshihiro Okabe
• 👤 Akira Yamagiwa
• 👤 Mikio Yamagishi
• 👤 Kazuo Koide
• 👤 Bunichi Fujita
• 👤 Seiichi Kawashima

Bibliographic Details