Patent US5495189A successfully refreshed from Google Patents.
US5495189A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-overlap signal generation circuit
Assignee: SK Hynix Inc
•
Filing: 1994-12-22
•
Granted: 1996-02-27
•
Expires: 2014-12-22
Abstract
Abstract A non-overlap signal generation circuit for a semiconductor memory device which generates two non-overlapped output signals of complementary logic levels with respect to one input signal. The circuit comprises first and second data paths. The first data path includes a first transistor for transiting a first output node from logic "0" to logic "1" when the input signal is transited from logic "0" to logic "1", whereas from logic "1" to logic "0" when the input signal is transited from logic "1" to logic "0", a first inverter for inverting the input signal, and a second transistor for transiting the first output node from logic "1" to logic "0" in response to an output signal from the first inverter. The second data path includes a third transistor for transiting a second output node from logic "0" to logic "1" when the output signal from the first inverter is transited from logic "0" to logic "1", whereas from logic "1" to logic "0" when the output signal from the first inverter is transited from logic "1" to logic "0", a second inverter for inverting the output signal from the first inverter, and a fourth transistor for transiting the second output node from logic "1" to logic "0" in response to an output signal from the second inverter.
Inventors
- 👤 Hong S. Choi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 12:24
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; H; H03; H03K; H03K5/00; H03K5/15; H03K5/151; H03K5/1515
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
230 words
A non-overlap signal generation circuit for a semiconductor memory device which generates two non-overlapped output signals of complementary logic levels with respect to one input signal, comprising: a first data path including a first transistor for transiting a first output node from logic "0" to logic "1" when said iput signal is transited from logic "0" to logic "1", whereas from logic "1" to logic "0" when said input signal is transited from logic "1" to logic "0", a first inverter for inverting said input signal, and a second transistor for transiting said first output node from logic "1" to logic "0" in response to an output signal from said first inverter; and a second data path including a third transistor for transiting a second output node from logic "0" to logic "1" when the output signal from said first inverter is transited from logic "0" to logic "1", whereas from logic "1" to logic "0" when the output signal from said first inverter is transited from logic "1" to logic "0", a second inverter for inverting the output signal from said first inverter, and a fourth transistor for transiting said second output node from logic "1" to logic "0" in response to an output signal from said second inverter; whereby said two non-overlapped output signals are generated according to a time difference between said first and second data paths.
Claim 2
Dependent Claim
230 words
A non-overlap signal generation circuit for a semiconductor memory device which generates two non-overlapped output signals of complementary logic levels with respect to one input signal, comprising: a first data path including a first transistor for transiting a first output node from logic "0" to logic "1" when said iput signal is transited from logic "0" to logic "1", whereas from logic "1" to logic "0" when said input signal is transited from logic "1" to logic "0", a first inverter for inverting said input signal, and a second transistor for transiting said first output node from logic "1" to logic "0" in response to an output signal from said first inverter; and a second data path including a third transistor for transiting a second output node from logic "0" to logic "1" when the output signal from said first inverter is transited from logic "0" to logic "1", whereas from logic "1" to logic "0" when the output signal from said first inverter is transited from logic "1" to logic "0", a second inverter for inverting the output signal from said first inverter, and a fourth transistor for transiting said second output node from logic "1" to logic "0" in response to an output signal from said second inverter; whereby said two non-overlapped output signals are generated according to a time difference between said first and second data paths.
Claim 3
Dependent Claim
85 words
A non-overlap signal generation circuit for a semiconductor memory device as set forth in claim 1, wherein said first transistor is adapted to transfer a "1" logic signal to said first output node to charge said first output node when said input signal is transited from logic "0" to logic "1" and to transfer said "1" logic signal at said first output node to an input terminal to discharge said first output node when said input signal is transited from logic "1" to logic "0".
Claim 4
Dependent Claim
72 words
A non-overlap signal generation circuit for a semiconductor memory device as set forth in claim 2, wherein said first transistor is adapted to transfer said "1" logic signal at said first output node to said input terminal through an NMOS transistor of said first inverter when said input signal is transited from logic "1" to logic "0", said NMOS transistor of said first inverter being disposed in front of said input terminal.
Claim 5
Dependent Claim
85 words
A non-overlap signal generation circuit for a semiconductor memory device as set forth in claim 1, wherein said third transistor is adapted to transfer a "1" logic signal to said second output node to charge said second output node when said input signal is transited from logic "1" to logic "0" and to transfer said "1" logic signal at said second output node to an input terminal to discharge said second output node when said input signal is transited from logic "0" to logic "1".
Claim 6
Dependent Claim
57 words
A non-overlap signal generation circuit for a semiconductor memory device as set torch in claim 4, wherein said third transistor is adapted to transfer said "1" logic signal at said second output node to said input terminal through an NMOS transistor of said second inverter when said input signal is transited from logic "0" to logic "1".
Claim 7
Dependent Claim
34 words
A non-overlap signal generation circuit for a semiconductor memory device as set forth in claim 1, wherein said first and third transistors are PMOS transistors and said second and fourth transistors are NMOS transistors.
Claim 8
Dependent Claim
32 words
A non-overlap signal generation circuit for a semiconductor memory device as set forth in claim 6, wherein each of said first and third transistors has a gate connected to a ground terminal.
Claim 9
Dependent Claim
34 words
A non-overlap signal generation circuit for a semiconductor rnemory device as set forth in claim 1, wherein said first and third transistors are NMOS transistors and said second and fourth transistors are PMOS transistors.
Claim 10
Dependent Claim
32 words
A non-overlap signal generation circuit for a semiconductor memory device as set forth in claim 8, wherein each of said first and third transistors has a gate for inputting a supply voltage.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-26 | 1999-08-28 | 2000-02-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-26 | 2003-08-28 | 2004-02-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-26 | 2007-08-28 | 2008-02-27 | $7700.00 | Window Closed / Lapsed |