US5492858A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Shallow trench isolation process for high aspect ratio trenches
Assignee: Digital Equipment Corp
•
Filing: 1994-04-20
•
Granted: 1996-02-20
•
Expires: 2014-04-20
Abstract
Abstract Disclosed is a method of planarizing the surface of a silicon wafer in integrated circuit manufacture where shallow trench isolation techniques are employed. The etched trenches are first coated with a silicon nitride protective liner before the trenches and active area mesas are conformally coated with a layer of silicon oxide. The conformal oxide then is steam annealed to densify the conformal oxide, and then the surface of the silicon wafer is etched and polished back down to the tops of the active area mesas, to form a substantially planar surface.
Inventors
- 👤 Amitava Bose
- 👤 Marion M. Garver
- 👤 Andre I. Nasr
- 👤 Steven S. Cooperman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:51
CPC Classifications
H; H10; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/014; H10W10/0143; H10W10/10; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/05
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
91 words
A method of planarizing a face of a semiconductor substrate comprising: etching said face to form trenches between flat active area mesas; depositing a liner of silicon nitride on the walls and base of the trenches; depositing a conformal coating of an undoped dielectric material over said face; annealing the conformal undoped dielectric material in a steam atmosphere to densify the undoped dielectric material; and planarizing the undoped densified dielectric conforming coating down to the level of the tops of the flat active area mesas to form a substantially planar surface.
Claim 2
Independent Claim
91 words
A method of planarizing a face of a semiconductor substrate comprising: etching said face to form trenches between flat active area mesas; depositing a liner of silicon nitride on the walls and base of the trenches; depositing a conformal coating of an undoped dielectric material over said face; annealing the conformal undoped dielectric material in a steam atmosphere to densify the undoped dielectric material; and planarizing the undoped densified dielectric conforming coating down to the level of the tops of the flat active area mesas to form a substantially planar surface.
Claim 3
Dependent Claim
43 words
The method of claim 1 further comprising the step of depositing silicon dioxide on the walls of said trenches and wherein the silicon nitride liner has a thickness of about 0.010 to about 0.015 μm and is deposited directly on the silicon dioxide.
Claim 4
Dependent Claim
33 words
The method of claim 2 wherein the annealing step is conducted in a steam atmosphere at a temperature of about 1000° C. to about 1100° C. for about 60 to about 90 minutes.
Claim 5
Dependent Claim
27 words
The method of claim 1 wherein the depth of the etched trenches is about 0.4 to 0.5 μm, and include a plurality of high aspect ratio trenches.
Claim 6
Dependent Claim
15 words
The method of claim 1 wherein the conformal undoped dielectric material is a silicon oxide.
Claim 7
Dependent Claim
14 words
The method of claim 5 wherein the silicon oxide material is deposited from tetraethylorthosilicate.
Claim 8
Dependent Claim
34 words
The method of claim 1 wherein the undoped dielectric material is deposited in a thickness so that trenches are filled at least to about the level of the top of the active area mesas.
Claim 9
Dependent Claim
18 words
The method of claim 1 including a nitrogen atmosphere annealing step prior to the steam atmosphere annealing step.
Claim 10
Dependent Claim
11 words
The method of claim 1 wherein the semiconductor substrate is silicon.
Claim 11
Independent Claim
137 words
A method of planarizing a face of a silicon substrate comprising: etching said face to form flat active area mesas and trenches including a plurality of high aspect ratio trenches; depositing a liner of silicon nitride on the walls and base of the trenches, said liner having a thickness of about 0.010 to about 0.015 μm; depositing a conformal coating of undoped silicon oxide over said face, in a thickness such that the level of the top of the undoped conformal oxide in the trenches is at least about the same level as the top of the active area mesas; annealing the undoped conformal oxide material in a steam atmosphere; and, etching and polishing the undoped conformal oxide coating down to the level of the tops of the active area mesas, to form a substantially planar surface.
Claim 12
Independent Claim
137 words
A method of planarizing a face of a silicon substrate comprising: etching said face to form flat active area mesas and trenches including a plurality of high aspect ratio trenches; depositing a liner of silicon nitride on the walls and base of the trenches, said liner having a thickness of about 0.010 to about 0.015 μm; depositing a conformal coating of undoped silicon oxide over said face, in a thickness such that the level of the top of the undoped conformal oxide in the trenches is at least about the same level as the top of the active area mesas; annealing the undoped conformal oxide material in a steam atmosphere; and, etching and polishing the undoped conformal oxide coating down to the level of the tops of the active area mesas, to form a substantially planar surface.
Claim 13
Dependent Claim
18 words
The method of claim 10 including a nitrogen atmosphere annealing step prior to the steam atmosphere annealing step.
Claim 14
Dependent Claim
43 words
The method of claim 10, further comprising the step of depositing silicon dioxide on the walls of said trenches and wherein the silicon nitride liner has a thickness of about 0.010 to about 0.015 μm and is deposited directly on the silicon dioxide.
References Cited (Backward Citations)
US4104086A
Cited
US4526631A
Cited
US4571819A
Cited
US4671851A
Cited
US4745081A
Cited
US4666556A
Cited
US4783238A
Cited
US4876216A
Cited
EP0341898A2
Cited
US5173439A
Cited
US5077234A
Cited
US5130268A
Cited
US5175122A
Cited
US5177028A
Cited
US6689656B2
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-19 | 1999-08-21 | 2000-02-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-19 | 2003-08-21 | 2004-02-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-19 | 2007-08-21 | 2008-02-20 | $7700.00 | Window Closed / Lapsed |