US5491429A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for reducing current consumption in a CMOS inverter circuit
Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1994-09-16
•
Granted: 1996-02-13
•
Expires: 2014-09-16
Abstract
Abstract A method and system for reducing pass-through current. The amount of simultaneous current flow through p-channel and n-channel devices of a CMOS inverter is reduced. This results in an increase in the power efficiency of CMOS oscillators, inverters, gates and other CMOS circuits. Another benefit of this invention is the increase of the output signal magnitude. This increase in the output signal with the lower power consumption yields a significantly higher efficiency of the CMOS circuit such as an oscillator.
Inventors
- 👤 Frank Gasparik
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:15
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/0008; H03K19/0013; H03K19/02; H03K19/08; H03K19/094; H03K19/09425; H03K19/09429
Claims Analysis
Total Claims: 3
Claim 1
Independent Claim
66 words
A circuit for reducing power consumption, comprising: an inverter comprising a p-channel and n-channel transistor, said inverter having an input and output; a buffer having an input and output, the buffer input being coupled to the inverter input; a second p-channel transistor having its gate coupled to the buffer output, its source coupled to a supply voltage, and its drain coupled to the inverter p-channel's drain.
Claim 2
Dependent Claim
66 words
A circuit for reducing power consumption, comprising: an inverter comprising a p-channel and n-channel transistor, said inverter having an input and output; a buffer having an input and output, the buffer input being coupled to the inverter input; a second p-channel transistor having its gate coupled to the buffer output, its source coupled to a supply voltage, and its drain coupled to the inverter p-channel's drain.
Claim 3
Dependent Claim
35 words
The circuit of claim 1 further comprising a second n-channel transistor having its gate coupled to the buffer output, its source coupled to a second supply voltage, and its drain coupled to inverter n-channel's source.
References Cited (Backward Citations)
US4827159A
Cited
US4870609A
Cited
US5075570A
Cited
US5034629A
Cited
US5073727A
Cited
US5198699A
Cited
US5051625A
Cited
US5051625B1
Cited
US4972101A
Cited
US5187686A
Cited
US5179297A
Cited
US5296757A
Cited
US5281869A
Cited
US5302920A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-02-12 | 1999-08-14 | 2000-02-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-02-12 | 2003-08-14 | 2004-02-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-02-12 | 2007-08-14 | 2008-02-13 | $7700.00 | Window Closed / Lapsed |