Patent US5488256A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5488256A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device with interconnect substrates

Assignee: Toshiba Corp
•
Filing: 1994-09-02
•
Granted: 1996-01-30
•
Expires: 2014-09-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A hybrid IC has a metal base 1, a control element interconnect substrate 2 having a thin wiring pattern, and a power element interconnect substrate 3 having a thick wiring pattern. The interconnect substrates 2 and 3 are mounted on the metal base 1. Extensions 13 protrude from the wiring pattern on the interconnect substrate 3, to electrically connect the interconnect substrate 3 to the interconnect substrate 2. This structure never complicates manufacturing processes and enables the interconnect substrates 2 and 3 to be separately tested before final assembling work, thereby improving productivity.

Inventors

  • 👤 Tetsujiro Tsunoda

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 15:07
CPC Classifications
H; H10; H10W; H10W90/00; H05; H05K; H05K1/00; H05K1/02; H05K1/14; H05K1/142; H10W70/00; H10W70/60; H10W70/67; H10W70/68; H10W70/6875; H10W90/701; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 112 words
A semiconductor device comprising: (a) a first insulating interconnect substrate for packaging power semiconductor elements; (b) a second insulating interconnect substrate for packaging control elements for controlling the power semiconductor elements; and (c) a metal base for supporting said first and second insulating interconnect substrates, wherein: the top surfaces of said first and second insulating interconnect substrate are provided each with a conductive wiring pattern, the conductive wiring patterns on said first and second interconnect substrates are electrically connected to each other through extensions protruding from the wiring pattern of one of said first and second interconnect substrates and said extensions are part of the wiring pattern and formed as one body.
Claim 2
Dependent Claim 112 words
A semiconductor device comprising: (a) a first insulating interconnect substrate for packaging power semiconductor elements; (b) a second insulating interconnect substrate for packaging control elements for controlling the power semiconductor elements; and (c) a metal base for supporting said first and second insulating interconnect substrates, wherein: the top surfaces of said first and second insulating interconnect substrate are provided each with a conductive wiring pattern, the conductive wiring patterns on said first and second interconnect substrates are electrically connected to each other through extensions protruding from the wiring pattern of one of said first and second interconnect substrates and said extensions are part of the wiring pattern and formed as one body.
Claim 3
Dependent Claim 17 words
The semiconductor device according to claim 1, wherein said first insulating interconnect substrate includes a ceramic substrate.
Claim 4
Dependent Claim 17 words
The semiconductor device according to claim 1, wherein said second insulating interconnect substrate includes a resin substrate.
Claim 5
Dependent Claim 47 words
The semiconductor device according to claim 1, wherein the wiring pattern on said first insulating interconnect substrate has a part whose thickness is 0.1 millimeters or thicker, and the wiring pattern on said second insulating interconnect substrate has a part whose thickness is 0.1 millimeters or thinner.
Claim 6
Dependent Claim 40 words
The semiconductor device according to claim 1, wherein each of said extensions has at least three bends to form a level difference equal to one to two times the thickness of the wiring pattern on said first insulating interconnect substrate.

References Cited (Backward Citations)

US5291005A Cited
US5317194A Cited
US5313095A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1999-01-29 1999-07-31 2000-01-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2003-01-29 2003-07-31 2004-01-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2007-01-29 2007-07-31 2008-01-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag