Patent US5472906A successfully refreshed from Google Patents.
US5472906A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming isolation
Assignee: Panasonic Holdings Corp
•
Filing: 1994-08-18
•
Granted: 1995-12-05
•
Expires: 2014-08-18
Abstract
Abstract A first underlaid oxide layer, a polysilicon layer, and a first silicon nitride layer are formed on a silicon substrate in this order. Using a photoresist as a mask, a portion of the first silicon nitride layer, the polysilicon layer, the first underlaid oxide layer and the silicon substrate which is to be an isolation region is etched by a depth which regulates a length of bird's beak and a threshold voltage drop of a FET adequately. After forming a second underlaid oxide layer and a second silicon nitride layer, silicon nitride side walls of more than 25 nm in thickness are formed. An isolation oxide layer is formed by selective oxidation, using the silicon nitride layer as a mask. Favorable etched depth in the step of removing the silicon substrate is one third of the thickness of the isolation oxide layer. Favorable etched depth in case of a normal FET is 20-100 nm. Thus, bird's beak length is reduced, while adequately maintaining the threshold of the transistor at formation of the isolation of transistor. In a DRAM cell pattern, isolation of not exceeding 0.2 mu m width can be formed.
Inventors
- 👤 Norisato Shimizu
- 👤 Yasushi Naito
- 👤 Yuichi Hirofuji
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 02:30
CPC Classifications
H; H10; H10P; H10P14/00; H10P14/60; H10P14/61; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/012; H10W10/0121; H10W10/10; H10W10/13
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
324 words
A method of forming an isolation for isolating an active region at which a FET to be formed from other regions on a surface of a silicon substrate, comprising the steps of: forming a first underlaid oxide layer by oxidizing the silicon substrate; forming a silicon layer on the first underlaid oxide layer; forming a first silicon nitride layer on the silicon layer; removing a portion of the silicon substrate at which an isolation is to be formed to a depth which regulates an encroaching length of bird's beak of the isolation to the active region and a drop of a threshold voltage of the FET to be formed by etching the first silicon nitride layer, the silicon layer, the first underlaid oxide layer and the silicon substrate, using a mask of pattern whose aperture corresponds to the isolation region; oxidizing the silicon substrate and the silicon layer to form a second underlaid oxide layer on surfaces thereof; forming a second silicon nitride layer entirely over the substrate on which the second underlaid oxide layer is formed; anisotropically etching the second silicon nitride layer so as to remove at least the second silicon nitride layer in a region at which the isolation region is to be formed and so as to leave silicon nitride side walls of more than 25 nm in thickness which are made of the second silicon nitride layer at a side part of the first silicon nitride layer, at a side part of the silicon layer, and at a side part of a step part of the silicon substrate; forming the oxide layer to be the isolation by selectively oxidizing the silicon substrate, using as a mask the first silicon nitride layer and the second silicon nitride layer; removing the first and second silicon nitride layers and the silicon layer after the formation of the oxide layer to be the isolation; and removing the first underlaid oxide layer by etching.
Claim 2
Independent Claim
324 words
A method of forming an isolation for isolating an active region at which a FET to be formed from other regions on a surface of a silicon substrate, comprising the steps of: forming a first underlaid oxide layer by oxidizing the silicon substrate; forming a silicon layer on the first underlaid oxide layer; forming a first silicon nitride layer on the silicon layer; removing a portion of the silicon substrate at which an isolation is to be formed to a depth which regulates an encroaching length of bird's beak of the isolation to the active region and a drop of a threshold voltage of the FET to be formed by etching the first silicon nitride layer, the silicon layer, the first underlaid oxide layer and the silicon substrate, using a mask of pattern whose aperture corresponds to the isolation region; oxidizing the silicon substrate and the silicon layer to form a second underlaid oxide layer on surfaces thereof; forming a second silicon nitride layer entirely over the substrate on which the second underlaid oxide layer is formed; anisotropically etching the second silicon nitride layer so as to remove at least the second silicon nitride layer in a region at which the isolation region is to be formed and so as to leave silicon nitride side walls of more than 25 nm in thickness which are made of the second silicon nitride layer at a side part of the first silicon nitride layer, at a side part of the silicon layer, and at a side part of a step part of the silicon substrate; forming the oxide layer to be the isolation by selectively oxidizing the silicon substrate, using as a mask the first silicon nitride layer and the second silicon nitride layer; removing the first and second silicon nitride layers and the silicon layer after the formation of the oxide layer to be the isolation; and removing the first underlaid oxide layer by etching.
Claim 3
Independent Claim
333 words
A method of forming an isolation for isolating an active region at which a FET to be formed from other regions on a surface of a silicon substrate, comprising the steps of: forming a first underlaid oxide layer by oxidizing the silicon substrate; forming a silicon layer on the first underlaid oxide layer; forming a first silicon nitride layer on the silicon layer; forming a thickness-keeping oxide layer on the first silicon nitride layer; removing a portion of the silicon substrate at which an isolation is to be formed to a depth which regulates an encroaching length of bird's beak of the isolation and a drop of a threshold voltage of the FET to be formed by etching the thickness-keeping oxide layer, the first silicon nitride layer, the silicon layer, the first underlaid oxide layer and the silicon substrate, using a mask of a pattern whose aperture corresponds to the isolation region; oxidizing the silicon substrate and the silicon layer to form a second underlaid oxide layer on surfaces thereof; forming a second silicon nitride layer entirely over the substrate on which the second underlaid oxide layer is formed; anisotropically etching the second silicon nitride layer so as to remove at least the second silicon nitride layer in the isolation region and so as to leave silicon nitride side walls of more than 25 nm in thickness which are made of the second silicon nitride layer at a side part of the first silicon nitride layer, at a side part of the silicon layer, and at a side part of a step part of the silicon substrate; forming the oxide layer to be the isolation by selectively oxidizing the silicon substrate, using as a mask the first silicon nitride layer and the second silicon nitride layer removing the thickness-keeping oxide layer after the formation of the oxide layer to be the isolation; removing the first and second silicon nitride layers and the silicon layer; and removing the first underlaid oxide layer by etching.
Claim 4
Independent Claim
333 words
A method of forming an isolation for isolating an active region at which a FET to be formed from other regions on a surface of a silicon substrate, comprising the steps of: forming a first underlaid oxide layer by oxidizing the silicon substrate; forming a silicon layer on the first underlaid oxide layer; forming a first silicon nitride layer on the silicon layer; forming a thickness-keeping oxide layer on the first silicon nitride layer; removing a portion of the silicon substrate at which an isolation is to be formed to a depth which regulates an encroaching length of bird's beak of the isolation and a drop of a threshold voltage of the FET to be formed by etching the thickness-keeping oxide layer, the first silicon nitride layer, the silicon layer, the first underlaid oxide layer and the silicon substrate, using a mask of a pattern whose aperture corresponds to the isolation region; oxidizing the silicon substrate and the silicon layer to form a second underlaid oxide layer on surfaces thereof; forming a second silicon nitride layer entirely over the substrate on which the second underlaid oxide layer is formed; anisotropically etching the second silicon nitride layer so as to remove at least the second silicon nitride layer in the isolation region and so as to leave silicon nitride side walls of more than 25 nm in thickness which are made of the second silicon nitride layer at a side part of the first silicon nitride layer, at a side part of the silicon layer, and at a side part of a step part of the silicon substrate; forming the oxide layer to be the isolation by selectively oxidizing the silicon substrate, using as a mask the first silicon nitride layer and the second silicon nitride layer removing the thickness-keeping oxide layer after the formation of the oxide layer to be the isolation; removing the first and second silicon nitride layers and the silicon layer; and removing the first underlaid oxide layer by etching.
Claim 5
Dependent Claim
63 words
The method of forming an isolation according to claim 1 or 2, wherein in the step of removing the portion of the silicon substrate at which the isolation is to be formed, an upper limit of the depth at the part to be removed is so set that the drop of the threshold voltage of the FET is not exceeding a predetermined value.
Claim 6
Dependent Claim
60 words
The method of forming an isolation according to claim 3, wherein in the step of removing the portion of the silicon substrate at which the isolation is to be formed, the upper limit of the depth at the part to be removed is so set that the drop of the threshold voltage of the FET is not exceeding 0.15 V.
Claim 7
Dependent Claim
74 words
The method of forming an isolation according to claim 1 or 2, wherein in the step of removing the portion of the silicon substrate at which the isolation is to be formed, a lower limit of the depth at the part to be removed is so set that the length of the bird's beak of the isolation is not exceeding a predetermined value, taking account of a thickness of the oxide layer for isolation.
Claim 8
Dependent Claim
71 words
The method of forming an isolation according to claim 5, wherein in the step of removing the portion of the silicon substrate at which the isolation is to be formed, the lower limit of the depth at the part to be removed is so set that the length of the bird's beak of the isolation is not exceeding 0.2 μm, taking account of the thickness of the oxide layer for isolation.
Claim 9
Dependent Claim
51 words
The method of forming an isolation according to claim 1 or 2, wherein in the step of removing the portion of the silicon substrate at which the isolation is to be formed, the depth at the part to be removed is set in a range between 20 nm and 100 nm.
Claim 10
Dependent Claim
56 words
The method of forming an isolation according to claim 1 or 2, wherein in the step of removing the portion of the silicon substrate at which the isolation is to be formed, an upper limit of the depth at the part to be removed is one third of a thickness of the isolation to be formed.
Claim 11
Dependent Claim
47 words
The method of forming an isolation according to claim 1 or 2, further comprising the step of forming an undercut by isotropically etching the first underlaid oxide layer after the step of removing the portion of the silicon substrate at which the isolation is to be formed.
Claim 12
Dependent Claim
43 words
The method of forming an isolation according to claim 1 or 2, further comprising the step of implanting an impurity ion for forming a punch-through stopper entirely into the active region and the isolation region after the step of forming the isolation region.
References Cited (Backward Citations)
JPH0249018A
Cited
JPS63217640A
Cited
US5108946A
Cited
US5234861A
Cited
US5008207A
Cited
US4927780A
Cited
JPH0442822A
Cited
US5175123A
Cited
US5248350A
Cited
US5260229A
Cited
US5208181A
Cited
US5236862A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-12-04 | 1999-06-05 | 1999-12-05 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-12-04 | 2003-06-05 | 2003-12-05 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-12-04 | 2007-06-05 | 2007-12-05 | $7700.00 | Window Closed / Lapsed |