Patent CH30127A successfully refreshed from Google Patents.
Patent US5434089A successfully refreshed from Google Patents.
US5434089A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for testing the sheet resistivity of diffused layers
Assignee: STMicroelectronics SA
•
Filing: 1993-06-23
•
Granted: 1995-07-18
•
Expires: 2013-06-23
Abstract
Abstract A method and apparatus for testing the sheet resistivity of the diffused layers includes adding to each wafer batch, withstanding a doping and diffusion process, at least one reference wafer subject to the same process, and carrying out measurements in a plurality of areas of each reference wafer. Prior to each doping and diffusion step, a window is opened in each measurement area of the reference wafer so that the doping and diffusion operation is achieved only in a portion of the area where the measurement is subsequently carried out.
Inventors
- 👤 Jean Barthez
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 15:52
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/20; H10P74/207; G; G01; G01R; G01R31/00; G01R31/28; G01R31/282; G01R31/2831; H10P74/23
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
211 words
A method for testing the sheet resistivity of diffused layers in semiconductor component wafers produced in batches, comprising the steps of: providing at least one reference wafer that is separate from the semiconductor component wafers; opening a first plurality of windows to expose a first plurality of regions in the at least one reference wafer, each of the first plurality of windows being opened in one of a plurality of areas of the at least one reference wafer; doping the at least one reference wafer only within the first plurality of windows to produce first diffused layer sections within the at least one reference wafer, the first diffused layer sections having sheet resistivities; measuring the sheet resistivities of the first diffused layer sections; opening a second plurality of windows to expose a second plurality of regions that were not exposed by the opening of the first plurality of windows, each of the second plurality of windows being opened in one of the plurality of areas; doping the at least one reference wafer only within the second plurality of windows to produce second diffused layer sections within the at least one reference wafer, the second diffused layer sections having sheet resistivities; and measuring the sheet resistivities of the second diffused layer sections.
Claim 2
Independent Claim
211 words
A method for testing the sheet resistivity of diffused layers in semiconductor component wafers produced in batches, comprising the steps of: providing at least one reference wafer that is separate from the semiconductor component wafers; opening a first plurality of windows to expose a first plurality of regions in the at least one reference wafer, each of the first plurality of windows being opened in one of a plurality of areas of the at least one reference wafer; doping the at least one reference wafer only within the first plurality of windows to produce first diffused layer sections within the at least one reference wafer, the first diffused layer sections having sheet resistivities; measuring the sheet resistivities of the first diffused layer sections; opening a second plurality of windows to expose a second plurality of regions that were not exposed by the opening of the first plurality of windows, each of the second plurality of windows being opened in one of the plurality of areas; doping the at least one reference wafer only within the second plurality of windows to produce second diffused layer sections within the at least one reference wafer, the second diffused layer sections having sheet resistivities; and measuring the sheet resistivities of the second diffused layer sections.
Claim 3
Dependent Claim
55 words
A method as claimed in claim 1 wherein the step of providing at least one reference wafer includes the step of providing at least one reference wafer having a lower doping level than a doping level resulting from the step of doping the at least one reference wafer only within the first plurality of windows.
Claim 4
Dependent Claim
56 words
A method as claimed in claim 1 wherein the step of providing at least one of reference wafer includes the step of providing at least one reference wafer having a conductivity type opposite to a conductivity type resulting from the step of doping the at least one reference wafer only within the first plurality of windows.
Claim 5
Dependent Claim
36 words
A method as claimed in claim 1, further comprising the step of, before the step of doping the at least one reference wafer only within the second plurality of windows, closing the first plurality of windows.
Claim 6
Dependent Claim
35 words
A method as claimed in claim 1 wherein the step of opening the first plurality of windows includes the step of opening the first plurality of windows in a central area and four surrounding areas.
Claim 7
Dependent Claim
30 words
A method as claimed in claim 1 wherein the step of providing at least one reference wafer includes the step of providing at least one reference wafer made of silicon.
Claim 8
Dependent Claim
38 words
A method as claimed in claim 6 further comprising the step of, after the step of providing at least one reference wafer, depositing a layer of silicon oxide on a surface of the at least one reference wafer.
Claim 9
Dependent Claim
32 words
A method as claimed in claim 7 wherein the step of opening the first plurality of windows includes the step of opening the first plurality of windows within the silicon oxide layer.
Claim 10
Independent Claim
204 words
A method for testing the sheet resistivity of a diffused layer in a semiconductor component wafer, comprising the steps of: providing a reference wafer that is separate from the semiconductor component wafer; opening a first plurality of windows to expose a first plurality of regions in the at lest one reference wafer, each of the first plurality of windows being opened in one of a plurality of areas of the at least one reference wafer; doping the reference wafer only within the first plurality of windows to produce first diffused layer sections only within the plurality of areas, the first diffused layer sections having sheet resistivities; measuring the sheet resistivities of the first diffused layer sections; opening a second plurality of windows to expose a second plurality of regions that were not exposed by the opening of the first plurality of windows, each of the second plurality of windows being opened in one of the plurality of areas; doping the reference wafer only within the second plurality of windows to produce second diffused layer sections only within the plurality o areas within the reference wafer, the second diffused layer sections having sheet resistivities; and measuring the sheet resistivities of the second diffused layer sections.
Claim 11
Independent Claim
204 words
A method for testing the sheet resistivity of a diffused layer in a semiconductor component wafer, comprising the steps of: providing a reference wafer that is separate from the semiconductor component wafer; opening a first plurality of windows to expose a first plurality of regions in the at lest one reference wafer, each of the first plurality of windows being opened in one of a plurality of areas of the at least one reference wafer; doping the reference wafer only within the first plurality of windows to produce first diffused layer sections only within the plurality of areas, the first diffused layer sections having sheet resistivities; measuring the sheet resistivities of the first diffused layer sections; opening a second plurality of windows to expose a second plurality of regions that were not exposed by the opening of the first plurality of windows, each of the second plurality of windows being opened in one of the plurality of areas; doping the reference wafer only within the second plurality of windows to produce second diffused layer sections only within the plurality o areas within the reference wafer, the second diffused layer sections having sheet resistivities; and measuring the sheet resistivities of the second diffused layer sections.
Claim 12
Dependent Claim
48 words
A method as claimed in claim 9 wherein the step of providing a reference wafer includes the step of providing a reference wafer having a lower doping level than a doping level resulting from the step of doping the reference wafer only within the first plurality of windows.
Claim 13
Dependent Claim
48 words
A method as claimed in claim 9 wherein the step of providing a reference wafer includes the step of providing a reference wafer having a conductivity type opposite to a conductivity type resulting from the step of doping the reference wafer only within the first plurality of windows.
Claim 14
Dependent Claim
33 words
A method as claimed in claim 9 further comprising the step of, before the step of doping the reference wafer only within the second plurality of windows, closing the first plurality of windows.
Claim 15
Dependent Claim
35 words
A method as claimed in claim 9 wherein the step of opening the first plurality of windows includes the step of opening a first plurality of windows in a central area and four surrounding areas.
Claim 16
Dependent Claim
26 words
A method as claimed in claim 9 wherein the step of providing the reference wafer includes the step of providing a reference wafer made of silicon.
Claim 17
Dependent Claim
33 words
A method as claimed in claim 14 further comprising the step of, after the step of providing the reference wafer, depositing a layer of silicon oxide on a surface of the reference wafer.
Claim 18
Dependent Claim
32 words
A method as claimed in claim 15 wherein the step of opening the first plurality of windows includes the step of opening the first plurality of windows within the silicon oxide layer.
Claim 19
Independent Claim
173 words
A method for testing the sheet resistivity of diffused layers in semiconductor component wafers produced in batches, comprising the steps of: A. providing at least one reference wafer that is separate from the semiconductor component wafers; B. opening a first window to expose a first region in the at least one reference wafer; C. doping the at least reference wafer within the first window to produce a first diffused layer section within the at least one reference wafer, the first diffused layer section having a sheet resistivity; D. measuring the sheet resistivity of the first diffused layer section; E. opening a second window to expose a second region in the at least one reference wafer that was not exposed by the opening of the first window; F. doping the at least one reference wafer within the second window to produce a second diffused layer section within the at least one reference wafer, the second diffused layer second having a sheet resistivity; and G. measuring the sheet resistivities of the second diffused layer section.
Claim 20
Independent Claim
173 words
A method for testing the sheet resistivity of diffused layers in semiconductor component wafers produced in batches, comprising the steps of: A. providing at least one reference wafer that is separate from the semiconductor component wafers; B. opening a first window to expose a first region in the at least one reference wafer; C. doping the at least reference wafer within the first window to produce a first diffused layer section within the at least one reference wafer, the first diffused layer section having a sheet resistivity; D. measuring the sheet resistivity of the first diffused layer section; E. opening a second window to expose a second region in the at least one reference wafer that was not exposed by the opening of the first window; F. doping the at least one reference wafer within the second window to produce a second diffused layer section within the at least one reference wafer, the second diffused layer second having a sheet resistivity; and G. measuring the sheet resistivities of the second diffused layer section.
Claim 21
Dependent Claim
29 words
The method of claim 17, further comprising the step of, before the step of doping the at least one reference wafer within the second window, closing the first window.
Claim 22
Dependent Claim
110 words
The method of claim 17, wherein steps B, C, E, and F are performed on a first surface of the at least one reference wafer, and wherein the method further comprises the steps of: removing the first surface of the at least one reference wafer to expose a second surface; opening a third window on the second surface of the at least one reference wafer; doping the at least one reference wafer within the third window to produce a third diffused layer section within the at least one reference wafer, the third diffused layer section having a sheet resistivity; and measuring the sheet resistivity of the third diffused layer section.
Claim 23
Independent Claim
176 words
A method for testing the sheet resistivity of diffusion layers in at least two batches of semiconductor component wafers, the method comprising the steps of: A. providing a test wafer; B. opening a first measurement area to expose a first region on the test wafer; C. inserting the test wafer into a first batch of semiconductor wafers; D. doping the test wafer within the first measurement area to produce a first diffused layer section within the test wafer, the first diffused layer section having a sheet resistivity; E. measuring the resistivity of the first diffused layer section; F. opening a second measurement area to expose a second region on the test wafer that was not exposed by the opening of the first measurement area; G. inserting the test wafer into a second batch of semiconductor wafers; H. doping the test wafer within the second measurement area to produce a second diffused layer section within the test wafer, the second diffused layer section having a sheet resistivity; I. measuring the resistivity of the second diffused layer section.
Claim 24
Independent Claim
176 words
A method for testing the sheet resistivity of diffusion layers in at least two batches of semiconductor component wafers, the method comprising the steps of: A. providing a test wafer; B. opening a first measurement area to expose a first region on the test wafer; C. inserting the test wafer into a first batch of semiconductor wafers; D. doping the test wafer within the first measurement area to produce a first diffused layer section within the test wafer, the first diffused layer section having a sheet resistivity; E. measuring the resistivity of the first diffused layer section; F. opening a second measurement area to expose a second region on the test wafer that was not exposed by the opening of the first measurement area; G. inserting the test wafer into a second batch of semiconductor wafers; H. doping the test wafer within the second measurement area to produce a second diffused layer section within the test wafer, the second diffused layer section having a sheet resistivity; I. measuring the resistivity of the second diffused layer section.
Claim 25
Dependent Claim
114 words
The method of claim 20 wherein steps B, D, F, and H are performed on a first surface of the test wafer, and wherein the method further comprises the steps of: J. removing the first surface of the test wafer to expose a second surface of the test wafer; K. opening third measurement area on the second surface of the test wafer; L. inserting the test wafer into a third batch of semiconductor wafers; M. doping the test wafer within the third measurement area to produce a third diffused layer section within the test wafer, the third diffused layer section having a sheet resitivity; N. measuring the resitivity of the third diffused layer section.
Claim 26
Dependent Claim
26 words
The method of claim 20 wherein the step of providing a test wafer includes providing a test wafer that is separate from the semiconductor component wafers.
Claim 27
Dependent Claim
68 words
The method of claim 20 wherein the first batch of wafers is subjected to a first doping process and the second batch of wafers is subjected to a second doping process, and wherein: step D includes subjecting the test wafer to the first doping process in the first measurement area; and step H includes subjecting the test wafer to the second doping process in the second measurement area.
References Cited (Backward Citations)
US3134077A
Cited
US3839103A
Cited
US4151019A
Cited
US4257825A
Cited
US4440799A
Cited
JPS59201436A
Cited
US4706015A
Cited
US5010029A
Cited
US5256577A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-17 | 1999-01-16 | 1999-07-18 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-17 | 2003-01-16 | 2003-07-18 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-17 | 2007-01-16 | 2007-07-18 | $7700.00 | Window Closed / Lapsed |