Patent US5430734A successfully refreshed from Google Patents.
US5430734A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Fault-tolerant waferscale integrated circuit device and method
Assignee: SeaSound LLC
•
Filing: 1993-02-12
•
Granted: 1995-07-04
•
Expires: 2013-02-12
Abstract
Abstract A fault tolerant IC device is made from a wafer of field programmable gate arrays (FGPA's). Each FGPA is first tested and a wafer map of defective FGPA locations is recorded. A hardware description defines desired circuit operation either via a schematic or a functional description such as a equation or a formula. The hardware description is compiled into a list of required wafer resources and a partitioner allocates this list among the resources available in the FGPA's on the wafer. A automatic router then interconnects to implement the circuit function using the wafer map to avoid all defective FGPA locations. A bit-stream generator then generates the configuration data to program each FGPA to perform it's desired function. The resulting wafer-scale circuit is wafer fault tolerant since the programming avoids and non-functional portions of the wafer. Possible embodiments include XILINX FGPAs, custom wafers with FGPAs and special circuitry and wafers having FGPAs programmed to form RISC processors.
Inventors
- 👤 Kent L. Gilson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:24
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/006; G06; G06F; G06F30/00; G06F30/30; G06F30/34; H; H10; H10P; H10P74/00; H10P74/23; H10P74/232
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
308 words
A method for providing a fault-tolerant integrated circuit device including the steps of: providing a wafer having a plurality of configurable gate arrays each having a plurality of programmable input/output (I/O) blocks, a plurality of programmable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of programmable I/O blocks and said plurality of programmable logic blocks, and programming means for programming said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources, said programming means defining an appropriate mode of operation for each of said plurality of configurable gate arrays to achieve a desired mode of operation of said device; testing each of said plurality of configurable gate arrays on said wafer; generating a map of defects detected during said testing; and interconnecting said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; providing a hardware description of said desired mode of operation of said device; compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays on said wafer; and partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation while only using any of said plurality of configurable gate arrays that are functional and without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects.
Claim 2
Independent Claim
308 words
A method for providing a fault-tolerant integrated circuit device including the steps of: providing a wafer having a plurality of configurable gate arrays each having a plurality of programmable input/output (I/O) blocks, a plurality of programmable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of programmable I/O blocks and said plurality of programmable logic blocks, and programming means for programming said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources, said programming means defining an appropriate mode of operation for each of said plurality of configurable gate arrays to achieve a desired mode of operation of said device; testing each of said plurality of configurable gate arrays on said wafer; generating a map of defects detected during said testing; and interconnecting said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; providing a hardware description of said desired mode of operation of said device; compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays on said wafer; and partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation while only using any of said plurality of configurable gate arrays that are functional and without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects.
Claim 3
Dependent Claim
99 words
The method according to claim 1 further comprising the steps of: determining interconnects among said available resources in each of said plurality of configurable gate arrays using said map of defects to achieve said desired mode of operation while only using any of said available resources within said plurality of configurable gate arrays that are functional and without using any of said available resources within said plurality of configurable gate arrays rendered non-functional due to said map of defects; and generating configuration data for each of said plurality of configurable gate arrays corresponding to said partitioning and said interconnects.
Claim 4
Dependent Claim
41 words
The method according to claim 2 further comprising the step of: loading said configuration data corresponding to each of said plurality of configurable gate arrays into said programming means of each of said plurality of configurable gate arrays on said wafer.
Claim 5
Dependent Claim
138 words
The method according to claim 2 further comprising the steps of: providing a microprocessor implemented within at least one of said plurality of configurable gate arrays by programming said programming means; implementing reconfigurable instruction execution means within said at least one of said plurality of configurable gate arrays by programming said programming means, said reconfigurable instruction execution means being coupled to said microprocessor for performing manipulation and computation of data contained within said plurality of programmable logic blocks of said at least one of said plurality of configurable gate arrays; and reconfiguring said reconfigurable instruction execution means by programming said programming means to change said reconfigurable instruction execution means so an operation on said configuration data is carried out by circuits within said at least one of said plurality of configurable gate arrays after said reconfiguring is complete.
Claim 6
Dependent Claim
37 words
The method according to claim 1 further comprising the step of: providing a functional description of said desired mode of operation in the form of equations and formulae; and generating said hardware description from said functional description.
Claim 7
Dependent Claim
42 words
The method according to claim 1 further comprising the step of: providing a functional description of said desired mode of operation in the form of a list of computer instructions comprising computer code; and generating said hardware description from said functional description.
Claim 8
Independent Claim
428 words
A method for providing a fault-tolerant integrated circuit device including the steps of: providing a wafer having a plurality of configurable gate arrays each having a plurality of input/output (I/O) pads, a plurality of programmable I/O blocks, a plurality of programable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of I/O pads, said plurality of programable I/O blocks and said plurality of programmable logic blocks, and programming means for programming said plurality of programable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources, said programming means defining an appropriate mode of operation for each of said plurality of configurable gate arrays on said wafer to achieve a desired mode of operation of said device; testing each of said plurality of configurable gate arrays on said wafer generating a map of defects detected during said testing; interconnecting said plurality of programmable I/O pads on said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; providing a functional description of said desired mode of operation in the form of equations and formulae; generating a hardware description of said desired mode of operation of said device from said functional description; compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays; partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects; determining interconnects among said available resources in each of said plurality of configurable gate arrays using said map of defects to achieve said desired mode of operation without using any of said available resources within said plurality of configurable gate arrays rendered non-functional due to said map of defects; generating configuration data for each of said plurality of configurable gate arrays corresponding to said partitioning and said interconnects; and loading said configuration data corresponding to each of said plurality of configurable gate arrays into said programming means of each of said plurality of configurable gate arrays on said wafer.
Claim 9
Independent Claim
428 words
A method for providing a fault-tolerant integrated circuit device including the steps of: providing a wafer having a plurality of configurable gate arrays each having a plurality of input/output (I/O) pads, a plurality of programmable I/O blocks, a plurality of programable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of I/O pads, said plurality of programable I/O blocks and said plurality of programmable logic blocks, and programming means for programming said plurality of programable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources, said programming means defining an appropriate mode of operation for each of said plurality of configurable gate arrays on said wafer to achieve a desired mode of operation of said device; testing each of said plurality of configurable gate arrays on said wafer generating a map of defects detected during said testing; interconnecting said plurality of programmable I/O pads on said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; providing a functional description of said desired mode of operation in the form of equations and formulae; generating a hardware description of said desired mode of operation of said device from said functional description; compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays; partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects; determining interconnects among said available resources in each of said plurality of configurable gate arrays using said map of defects to achieve said desired mode of operation without using any of said available resources within said plurality of configurable gate arrays rendered non-functional due to said map of defects; generating configuration data for each of said plurality of configurable gate arrays corresponding to said partitioning and said interconnects; and loading said configuration data corresponding to each of said plurality of configurable gate arrays into said programming means of each of said plurality of configurable gate arrays on said wafer.
Claim 10
Dependent Claim
138 words
The method according to claim 7 further comprising the steps of: providing a microprocessor implemented within at least one of said plurality of configurable gate arrays by programming said programming means; implementing reconfigurable instruction execution means within said at least one of said plurality of configurable gate arrays by programming said programming means, said reconfigurable instruction execution means being coupled to said microprocessor for performing manipulation and computation of data contained within said plurality of programmable logic blocks of said at least one of said plurality of configurable gate arrays; and reconfiguring said reconfigurable instruction execution means by programing said programming means to change said reconfigurable instruction execution means so an operation on said configuration data is carried out by circuits within said at least one of said plurality of configurable gate arrays after said reconfiguring is complete.
Claim 11
Dependent Claim
364 words
A fault-tolerant integrated circuit device comprising: gate array means for obtaining a desired mode of operation of said device, said gate array means further comprising a wafer having a plurality of configurable gate arrays each having a plurality of programmable input/output (I/O) blocks, a plurality of programmable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of programmable I/O blocks and said plurality of programable logic blocks, and programming means for programming said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programable routing resources, said programing means defining an appropriate mode of operation for each of said plurality of configurable gate arrays to achieve said desired mode of operation of said device; defect map means incorporated in said gate array means for generating a map of defects detected during testing of each of said plurality of configurable gate arrays on said wafer; and interconnect means incorporated in said gate array means for interconnecting said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; description means incorporated in said gate array means for providing a hardware description of said desired mode of operation of said device; compiling means incorporated in said gate array means for compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays on said wafer; and partitioning means incorporated in said gate array means for partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation while only using any of said plurality of configurable gate arrays that are functional and without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects.
Claim 12
Dependent Claim
364 words
A fault-tolerant integrated circuit device comprising: gate array means for obtaining a desired mode of operation of said device, said gate array means further comprising a wafer having a plurality of configurable gate arrays each having a plurality of programmable input/output (I/O) blocks, a plurality of programmable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of programmable I/O blocks and said plurality of programable logic blocks, and programming means for programming said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programable routing resources, said programing means defining an appropriate mode of operation for each of said plurality of configurable gate arrays to achieve said desired mode of operation of said device; defect map means incorporated in said gate array means for generating a map of defects detected during testing of each of said plurality of configurable gate arrays on said wafer; and interconnect means incorporated in said gate array means for interconnecting said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; description means incorporated in said gate array means for providing a hardware description of said desired mode of operation of said device; compiling means incorporated in said gate array means for compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays on said wafer; and partitioning means incorporated in said gate array means for partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation while only using any of said plurality of configurable gate arrays that are functional and without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects.
Claim 13
Dependent Claim
117 words
The fault-tolerant integrated circuit device according to claim 9 further comprising: determination means incorporated in said gate array means for determining interconnects among said available resources in each of said plurality of configurable gate arrays using said map of defects to achieve said desired mode of operation while only using any of said available resources within said plurality of configurable gate arrays that are functional and without using any of said available resources within said plurality of configurable gate arrays rendered non-functional due to said map of defects; and generation means incorporated in said gate array means for generating configuration data for each of said plurality of configurable gate arrays corresponding to said partitioning and said interconnects.
Claim 14
Dependent Claim
52 words
The fault-tolerant integrated circuit device according to claim 10 further comprising: load means incorporated in said gate array means for loading said configuration data corresponding to each of said plurality of configurable gate arrays into said programming means of each of each of said plurality of configurable gate arrays on said wafer.
Claim 15
Dependent Claim
160 words
The fault-tolerant integrated circuit device according to claim 11 further comprising: microprocessor means incorporated in said gate array means for providing a microprocessor implemented within at least one of said plurality of configurable gate arrays by programming said programming means; execution means incorporated in said gate array means for implementing reconfigurable instruction execution means within said at least one of said plurality of configurable gate arrays by programming said programming means, said reconfigurable instruction execution means being coupled to said microprocessor for performing manipulation and computation of data contained within said plurality of programmable logic blocks of said at least one of said plurality of configurable gate arrays; and reconfiguration means incorporated in said gate array means for reconfiguring said reconfigurable instruction execution means to change said reconfigurable instruction execution means so an operation on said configuration data is carried out by circuits within said at least one of said plurality of configurable gate arrays after said reconfiguring is complete,
Claim 16
Dependent Claim
58 words
The fault-tolerant integrated circuit device according to claim 9 further comprising: first functional description means incorporated in said gate array means for providing a functional description of said desired mode of operation in the form of equations and formulae; and first generation means incorporated in said gate array means for generating said hardware description from said functional description.
Claim 17
Dependent Claim
63 words
The fault-tolerant integrated circuit device according to claim 9 further comprising: second functional description means incorporated in said gate array means for providing a functional description of said desired mode of operation in the form of a list of computer instructions comprising computer code; and second generation means incorporated in said gate array means for generating said hardware description from said functional description.
Claim 18
Dependent Claim
517 words
A fault-tolerant integrated circuit device comprising: gate array means for obtaining a desired mode of operation of said device, said gate array means further comprising a wafer having a plurality of configurable gate arrays each having a plurality of input/output (I/O) pads, a plurality of programmable I/O blocks, a plurality of programmable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of I/O pads, said plurality of programmable I/O blocks and said plurality of programmable logic blocks, and programming means for programming said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources, said programming means defining an appropriate mode of operation for each of said plurality of configurable gate arrays on said wafer to achieve said desired mode of operation of said device; defect map means incorporated in said gate array means for generating a map of defects detected during testing of each of said plurality of configurable gate arrays on said wafer; interconnect means incorporated in said gate array means for interconnecting said plurality of I/O pads on said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; functional description means incorporated in said gate array means for providing a functional description of said desired mode of operation in the form of equations and formulae; hardware description means incorporated in said gate array means for generating a hardware description of said desired mode of operation of said device from said functional description; compiling means incorporated in said gate array means for compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays; partitioning means incorporated in said gate array means for partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects; determination means incorporated in said gate array means for determining interconnects among said available resources in each of said plurality of configurable gate arrays using said map of defects to achieve said desired mode of operation without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects; generating means incorporated in said gate array means for generating configuration data for each of said plurality of configurable gate arrays corresponding to said partitioning and said interconnects; and loading means incorporated in said gate array means for loading said configuration data corresponding to each of said plurality of configurable gate arrays into said programming means of each of said plurality of configurable gate arrays on said wafer.
Claim 19
Dependent Claim
517 words
A fault-tolerant integrated circuit device comprising: gate array means for obtaining a desired mode of operation of said device, said gate array means further comprising a wafer having a plurality of configurable gate arrays each having a plurality of input/output (I/O) pads, a plurality of programmable I/O blocks, a plurality of programmable logic blocks, a plurality of programmable routing resources for interconnecting said plurality of I/O pads, said plurality of programmable I/O blocks and said plurality of programmable logic blocks, and programming means for programming said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources, said programming means defining an appropriate mode of operation for each of said plurality of configurable gate arrays on said wafer to achieve said desired mode of operation of said device; defect map means incorporated in said gate array means for generating a map of defects detected during testing of each of said plurality of configurable gate arrays on said wafer; interconnect means incorporated in said gate array means for interconnecting said plurality of I/O pads on said plurality of configurable gate arrays in a configuration which only connects to any of said plurality of configurable gate arrays that are functional and does not connect to any of said plurality of configurable gate arrays that are non-functional due to said map of defects; functional description means incorporated in said gate array means for providing a functional description of said desired mode of operation in the form of equations and formulae; hardware description means incorporated in said gate array means for generating a hardware description of said desired mode of operation of said device from said functional description; compiling means incorporated in said gate array means for compiling said hardware description into a list of required resources which is a subset of available resources on said wafer, said available resources comprising said plurality of programmable I/O blocks, said plurality of programmable logic blocks and said plurality of programmable routing resources within said plurality of configurable gate arrays; partitioning means incorporated in said gate array means for partitioning said list of required resources among said plurality of configurable gate arrays on said wafer using said map of defects to achieve said desired mode of operation without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects; determination means incorporated in said gate array means for determining interconnects among said available resources in each of said plurality of configurable gate arrays using said map of defects to achieve said desired mode of operation without using any of said plurality of configurable gate arrays rendered non-functional due to said map of defects; generating means incorporated in said gate array means for generating configuration data for each of said plurality of configurable gate arrays corresponding to said partitioning and said interconnects; and loading means incorporated in said gate array means for loading said configuration data corresponding to each of said plurality of configurable gate arrays into said programming means of each of said plurality of configurable gate arrays on said wafer.
Claim 20
Dependent Claim
166 words
The fault-tolerant integrated circuit device according to claim 15 further con, rising: microprocessor means incorporated in said gate array means for providing a microprocessor implemented within at least one of said plurality of configurable gate arrays by programming said programming means; execution means incorporated in said gate array means for implementing reconfigurable instruction execution means within said at least one of said plurality of configurable gate arrays by programing said programing means, said reconfigurable instruction execution means being coupled to said microprocessor for performing manipulation and computation of data contained within said plurality of programmable logic blocks of said at least one of said plurality of configurable gate arrays; and reconfiguration means incorporated in said gate array means for reconfiguring said reconfigurable instruction execution means by programming said programing means to change said reconfigurable instruction execution means so an operation on said configuration data is carried out by circuits within said at least one of said plurality of configurable gate arrays after said reconfiguring is complete.
References Cited (Backward Citations)
US4140967A
Cited
US4418410A
Cited
US4380811A
Cited
US4511812A
Cited
US4870302A
Cited
US4857773A
Cited
US5341092A
Cited
US4811345A
Cited
US4937475A
Cited
US4937475B1
Cited
US5109353A
Cited
US5212652A
Cited
US5128559A
Cited
US5315535A
Cited
US5321322A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-07-03 | 1999-01-02 | 1999-07-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-07-03 | 2003-01-02 | 2003-07-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-07-03 | 2007-01-02 | 2007-07-04 | $7700.00 | Window Closed / Lapsed |