Patent US5427980A successfully refreshed from Google Patents.
US5427980A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making a contact of a semiconductor memory device
Assignee: 658868 N B Inc
•
Filing: 1993-12-01
•
Granted: 1995-06-27
•
Expires: 2013-12-01
Abstract
Abstract A contact of a semiconductor device has an interlayer-insulating film sandwiched between upper and lower conductive line patterns, a conductive pad for electrically connecting the upper and lower conductive line patterns via a contact hole formed in the interlayer-insulating film to expose the lower conductive line pattern to the upper conductive line pattern, and a barrier material pattern formed on the upper conductive line pattern and conductive pad to partially overlap the conductive pad with the upper conductive line pattern, so that the lower and upper conductive line patterns on both sides of the interlayer-insulating film partially overlap with each other without damaging the lower conductive line pattern, thereby improving packing density of the semiconductor device. Also, a manufacturing method of the contact is provided.
Inventors
- 👤 Jae K. Kim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 15:04
CPC Classifications
H; H10; H10B; H10B12/00; H10B12/30; H10B12/48; H10B12/485; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/0698; H10B12/482; H10W20/056
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
110 words
A method for manufacturing a contact of a semiconductor device comprising the steps of: providing a semiconductor substrate having a first conductive line pattern thereon; forming an interlayer-insulating film on the surface of said semiconductor substrate having said first conductive line pattern thereon; forming a contact hole in said interlayer-insulating film to expose said first conductive line pattern; forming a conductive pad in said contact hole and on said interlayer-insulating film; forming a barrier material pattern on the upper portion of said conductive pad to expose a portion of said conductive pad; and forming a second conductive line pattern for partially overlapping the exposed conductive pad and barrier material pattern.
Claim 2
Independent Claim
110 words
A method for manufacturing a contact of a semiconductor device comprising the steps of: providing a semiconductor substrate having a first conductive line pattern thereon; forming an interlayer-insulating film on the surface of said semiconductor substrate having said first conductive line pattern thereon; forming a contact hole in said interlayer-insulating film to expose said first conductive line pattern; forming a conductive pad in said contact hole and on said interlayer-insulating film; forming a barrier material pattern on the upper portion of said conductive pad to expose a portion of said conductive pad; and forming a second conductive line pattern for partially overlapping the exposed conductive pad and barrier material pattern.
Claim 3
Dependent Claim
64 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 1, wherein said conductive pad is formed to have a recess; said barrier material pattern is disposed on said recess of said conductive pad; and said contact hole has a sidewall inclined to overlap the upper end of said barrier material pattern with the lower end of said interlayer-insulating film.
Claim 4
Dependent Claim
29 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 2, wherein said sidewall of said contact hole forms an acute angle smaller than 90°.
Claim 5
Dependent Claim
41 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 1, wherein said barrier material pattern is formed of a material having an etch selectivity greater than those of said second conductive line pattern and conductive pad.
Claim 6
Independent Claim
172 words
A method for manufacturing a contact of a semiconductor device comprising the steps of: providing a semiconductor substrate having a first conductive line pattern thereon; forming an interlayer-insulating film on the surface of said semiconductor substrate having said first conductive line pattern thereon; forming a contact hole in said interlayer-insulating film to expose said first conductive line pattern; coating a first conductive material layer over the lower surface and sidewall of said contact hole and on the surface of said interlayer-insulating film; filling up a recess formed by said first conductive material layer with a barrier material pattern; forming a second conductive material layer on the upper portion of said barrier material pattern and first conductive material layer; forming a photoresist pattern on the upper portion of said second conductive material layer overlapping a portion of said barrier material pattern and a portion of said interlayer-insulating film; and etching to remove portions of said second and first conductive material layers to expose the surfaces of said barrier material pattern and interlayer-insulating film.
Claim 7
Independent Claim
172 words
A method for manufacturing a contact of a semiconductor device comprising the steps of: providing a semiconductor substrate having a first conductive line pattern thereon; forming an interlayer-insulating film on the surface of said semiconductor substrate having said first conductive line pattern thereon; forming a contact hole in said interlayer-insulating film to expose said first conductive line pattern; coating a first conductive material layer over the lower surface and sidewall of said contact hole and on the surface of said interlayer-insulating film; filling up a recess formed by said first conductive material layer with a barrier material pattern; forming a second conductive material layer on the upper portion of said barrier material pattern and first conductive material layer; forming a photoresist pattern on the upper portion of said second conductive material layer overlapping a portion of said barrier material pattern and a portion of said interlayer-insulating film; and etching to remove portions of said second and first conductive material layers to expose the surfaces of said barrier material pattern and interlayer-insulating film.
Claim 8
Dependent Claim
41 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 5, wherein said contact hole has a sidewall inclined to overlap the upper end of said barrier material pattern with the lower end of said interlayer-insulating film.
Claim 9
Dependent Claim
25 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 6, wherein said contact hole is formed by an isotropic etching.
Claim 10
Dependent Claim
60 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 7, wherein said step of forming said barrier material pattern comprises the steps of: stacking an etch-blocking material to be higher than the surface of said first conductive material layer; and etching-back said etch-blocking material until the surface of said first conductive material layer is exposed.
Claim 11
Dependent Claim
40 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 8, wherein said barrier material pattern is formed of a material having an etch selectivity greater than those of said first and second conductive material layers.
Claim 12
Dependent Claim
26 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 9, wherein said barrier material pattern is formed of an oxide layer.
Claim 13
Dependent Claim
26 words
A method for manufacturing a contact of a semiconductor device as claimed in claim 9, wherein said barrier material pattern is formed of a nitride layer,
Claim 14
Independent Claim
167 words
A method for manufacturing a contact of a semiconductor device comprising the steps of: providing a semiconductor substrate having a first conductive line pattern thereon; forming an interlayer-insulating film on the surface of said semiconductor substrate having said first conductive line pattern thereon; forming a contact hole having an inclined sidewall in said interlayer-insulating film to expose said first conductive line pattern; forming a first conductive pad over the lower surface of the sidewall of said contact hole, said first conductive pad having a recess; filling up said recess formed in said conductive pad with a barrier material; forming second a conductive material layer on the upper portion of said barrier material, first conductive pad and interlayer-insulating film; forming a photoresist pattern on the upper portion of said second conductive material layer overlapping a portion of said barrier material and a portion of said interlayer-insulating film; and etching to remove portions of said conductive material layer to expose the surfaces of said barrier material and interlayer-insulating film.
Claim 15
Independent Claim
167 words
A method for manufacturing a contact of a semiconductor device comprising the steps of: providing a semiconductor substrate having a first conductive line pattern thereon; forming an interlayer-insulating film on the surface of said semiconductor substrate having said first conductive line pattern thereon; forming a contact hole having an inclined sidewall in said interlayer-insulating film to expose said first conductive line pattern; forming a first conductive pad over the lower surface of the sidewall of said contact hole, said first conductive pad having a recess; filling up said recess formed in said conductive pad with a barrier material; forming second a conductive material layer on the upper portion of said barrier material, first conductive pad and interlayer-insulating film; forming a photoresist pattern on the upper portion of said second conductive material layer overlapping a portion of said barrier material and a portion of said interlayer-insulating film; and etching to remove portions of said conductive material layer to expose the surfaces of said barrier material and interlayer-insulating film.
References Cited (Backward Citations)
JPS62274624A
Cited
US5227335A
Cited
JPH01266718A
Cited
JPH0269934A
Cited
JPH03166729A
Cited
US5094981A
Cited
US5198388A
Cited
JPH04100232A
Cited
US5229325A
Cited
US5198389A
Cited
US5290734A
Cited
JPH05129223A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-06-26 | 1998-12-26 | 1999-06-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-06-26 | 2002-12-26 | 2003-06-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-06-26 | 2006-12-26 | 2007-06-27 | $7700.00 | Window Closed / Lapsed |