Patent US1585314A successfully refreshed from Google Patents.
Patent US5420995A successfully refreshed from Google Patents.
US5420995A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Controller for supplying multiplexed or non-multiplexed address signals to different types of dynamnic random access memories
Assignee: Hitachi Ltd
•
Filing: 1990-08-23
•
Granted: 1995-05-30
•
Expires: 2010-08-23
Abstract
Abstract A dynamic random access memory (RAM) addressing controller comprises a plurality of connectors connectible with a plurality of memory boards which use different addressing arrangements. A timing generator for generating a timing signal is provided for multiplexing address signals applied to a dynamic RAM storage. The controller also includes an input unit for applying an address signal of predetermined width, an address selector for mutliplexing a part of the address signal supplied from the input unit in accordance with the timing signal, a branching unit for supplying another part of the address signal of predetermined width from the input unit to a corresponding portion of each of the connectors respectively, and another branching unit for branching the address signal of the multiplexed part from the address selector in such a way as to be applied to a corresponding portion of each of the connectors. Memory boards carrying highly-integrated memory devices are replaceable in memory board slots.
Inventors
- 👤 Jun-ichi Taguri
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 16:39
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/4076; G11C8/00; G11C8/12
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
120 words
An address supply system for a memory unit including first and second memory devices having the same address width and different address supply methods, wherein said first memory device includes an N-bit multiplex address input, and said second memory device includes multiplex address inputs of N minus M bits and a first M-bit nonmultiplex address input and a second M-bit nonmultiplex address input, and said address supply system further comprising means for supplying a same storage address of 2 M-bits to both an M-bit multiplex address input which is within the N-bit multiplex address input of the first memory device and to the first M-bit nonmultiplex address input and the second M-bit nonmultiplex address input of the second memory device.
Claim 2
Dependent Claim
120 words
An address supply system for a memory unit including first and second memory devices having the same address width and different address supply methods, wherein said first memory device includes an N-bit multiplex address input, and said second memory device includes multiplex address inputs of N minus M bits and a first M-bit nonmultiplex address input and a second M-bit nonmultiplex address input, and said address supply system further comprising means for supplying a same storage address of 2 M-bits to both an M-bit multiplex address input which is within the N-bit multiplex address input of the first memory device and to the first M-bit nonmultiplex address input and the second M-bit nonmultiplex address input of the second memory device.
Claim 3
Dependent Claim
94 words
An address supply system according to claim 1, further comprising means for supplying the storage address of 2 M-bits to the M-bit multiplex address input of the first memory device through a selector and for applying a first M-bit address of the storage address of 2 M-bits to the first M-bit nonmultiplex address input of the second memory device through the selector and for applying a second M-bit address of the storage address of 2 M-bits to the second M-bit nonmultiplex address input of the second memory device directly, without passing through any selector.
Claim 4
Dependent Claim
27 words
An address supply system according to claim 2, further comprising means for producing row and column addresses multiplexed by time division as an output of the selector.
Claim 5
Dependent Claim
95 words
An address supply system according to claim 2, further comprising a third memory device having a multiplex address input of N+M bits, wherein a first M-bit multiplex address input of the third memory device within the N-bits address input is coupled to a common address line with the first M-bit nonmultiplex address input of the second memory device and wherein a second M-bit multiplex address within the M-bit multiplex address input of the third memory device is coupled to a common address line with the second M-bit nonmultiplex address input of the second memory device.
Claim 6
Dependent Claim
41 words
An address supply system according to claim 4, further comprising a second selector for supplying an address selectively to the M-bit multiplex address input of the third memory device and the second M-bit nonmultiplex address input of the second memory device.
Claim 7
Dependent Claim
39 words
An address supply system according to claim 5, further comprising means for providing identification of the first, second and third memory devices and means for switching the output of the second selector using the output of said identifying means.
Claim 8
Dependent Claim
50 words
An address supply system according to claim 6, wherein said identifying means generates a potential of a first level when the first and second memory devices are mounted on the memory card and a potential of a second level when the third memory device is mounted on the memory card.
Claim 9
Dependent Claim
24 words
An address supply system according to claim 6, wherein said identifying means includes a register for holding a value representing memory device identifying information.
References Cited (Backward Citations)
US4446518A
Cited
US4633392A
Cited
EP0108346B1
Cited
US4660141A
Cited
US4694454A
Cited
US4825404A
Cited
US4809234A
Cited
US4949298A
Cited
EP0277763A2
Cited
US4882727A
Cited
US4980850A
Cited
US5003506A
Cited
US4951248A
Cited
US5042003A
Cited
US5097437A
Cited
US5027313A
Cited
US5012408A
Cited
US5115493A
Cited
US5115493B1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-29 | 1998-11-28 | 1999-05-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-29 | 2002-11-28 | 2003-05-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-29 | 2006-11-28 | 2007-05-30 | $7700.00 | Window Closed / Lapsed |