US5420822A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-volatile semiconductor memory device
Assignee: Toshiba Corp
•
Filing: 1994-03-28
•
Granted: 1995-05-30
•
Expires: 2014-03-28
Abstract
Abstract When an erase voltage is applied to the sources of data erasable and rewritable memory cells each having a floating gate, the erasure characteristics of the memory cells can be improved by controlling the rise time of the erase voltage or by increasing the erase voltage stepwise. In test mode, no row lines are selected by a row decoder and further the sources of the respective memory cells are set to ground level. Under these conditions, in case there exists an overerased memory cell, this cell is turned on due to depletion, so that it is possible to detect the presence of the overerased memory cell on the basis of change in potential of the column line connected to this turned on memory cell. A differential amplifier is used to detect the change in potential of the column line. In the test mode, the potential of the column lines is compared with a reference potential applied to a dummy column line, and a source bias generating circuit applies a test potential suitable for test to the respective sources of the cells, to shift the threshold level of the respective cells in a positive direction, for instance. By applying this test potential to the cells, it is possible to detect the pseudo-threshold level shifted in the positive direction; that is, to detect the overerased status of the memory cell more properly.
Inventors
- 👤 Hideo Kato
- 👤 Nobutake Sugiura
- 👤 Kiyotaka Uchigane
- 👤 Masamichi Asano
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:25
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/34; G11C16/3436; G11C16/344; G11C16/345; G11C16/10; G11C16/14; G11C16/16; G11C16/26; G11C16/28; G11C29/00; G11C29/02; G11C29/028; G11C29/04; G11C29/50; G11C29/50004; G11C29/50012; G11C8/00; G11C8/08; G06; G06F; G06F2201/00; G06F2201/81; G11C16/04; G11C2029/5004
Claims Analysis
Total Claims: 52
Claim 1
Independent Claim
200 words
A non-volatile semiconductor memory device, comprising: a memory cell array having a plurality of data erasable, writable and readable non-volatile memory cells, data read from the respective memory cells being transmitted to a common bit line through respective bit lines; memory cell selecting means for selecting any one of or any of the memory cells according to an input address to enable data erasure, data writing in a data write mode and data reading in a data read mode; dummy cell means for outputting a read reference voltage to detect whether data read from the selected memory cell to the common bit line through the respective bit line is a high level or a low level in said data read mode; test means for outputting a test reference voltage to discriminate whether a potential at the common bit line is the high level or the low level in a test mode in which no memory cells are selected; and a differential sense amplifier for comparing the potential at the common bit line with the read reference voltage or with the test reference voltage and outputting a signal indicative of a comparison result in the read mode and the test mode.
Claim 2
Dependent Claim
200 words
A non-volatile semiconductor memory device, comprising: a memory cell array having a plurality of data erasable, writable and readable non-volatile memory cells, data read from the respective memory cells being transmitted to a common bit line through respective bit lines; memory cell selecting means for selecting any one of or any of the memory cells according to an input address to enable data erasure, data writing in a data write mode and data reading in a data read mode; dummy cell means for outputting a read reference voltage to detect whether data read from the selected memory cell to the common bit line through the respective bit line is a high level or a low level in said data read mode; test means for outputting a test reference voltage to discriminate whether a potential at the common bit line is the high level or the low level in a test mode in which no memory cells are selected; and a differential sense amplifier for comparing the potential at the common bit line with the read reference voltage or with the test reference voltage and outputting a signal indicative of a comparison result in the read mode and the test mode.
Claim 3
Dependent Claim
100 words
The non-volatile semiconductor memory device of claim 1, wherein each of the respective memory cells arranged roughly in a matrix pattern is a transistor having a source, a drain, a floating gate and a control gate so as to enable the memory cell to write and erase data electrically, the gates of the memory cells arranged in a same row line being connected to a same word line and the drains of the memory cells arranged in a same column line being connected to a same bit line and the bit lines being connected commonly to the common bit line.
Claim 4
Dependent Claim
71 words
The non-volatile semiconductor memory device of claim 2, wherein said dummy cell means is composed of dummy cells arranged in one-column direction, each of the dummy cells being a transistor having the same structure as the memory cell and having a control gate connected in common to the corresponding respective word line and a drain connected to one dummy column line connected to one input terminal of said differential sense amplifier.
Claim 5
Dependent Claim
35 words
The non-volatile semiconductor memory device of claim 3, wherein said test means includes test reference voltage generating means for generating the test reference voltage and driving means for activating said test reference voltage generating means.
Claim 6
Dependent Claim
50 words
The non-volatile semiconductor memory device of claim 4, wherein said test voltage generating means is a transistor having the same structure as the memory cell, for outputting the test reference voltage when said driving means applies a select signal to a control gate of said test reference voltage generating means.
Claim 7
Dependent Claim
26 words
The non-volatile semiconductor memory device of claim 5, wherein said driving means is a decoder for outputting the select signal in response to a test signal.
Claim 8
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 6, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 9
Dependent Claim
37 words
The non-volatile semiconductor memory device of claim 7, wherein two source voltages generated by two different source voltage supplying means are applied to the sources of the memory cells and the sources of the dummy cells, respectively.
Claim 10
Dependent Claim
33 words
The non-volatile semiconductor memory device of claim 5, wherein the transistor of said test reference voltage generating means is formed in the vicinity of and as a part of said memory cell array.
Claim 11
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 5, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 12
Dependent Claim
37 words
The non-volatile semiconductor memory device of claim 10, wherein two source voltages generated by two different source voltage supplying means are applied to the sources of the memory cells and the sources of the dummy cells, respectively.
Claim 13
Dependent Claim
62 words
The non-volatile semiconductor memory device of claim 4, wherein said test reference voltage generating means is a transistor having a source, a drain and a control gate; and said driving means applies a select signal to the control gate of said test reference voltage generating means, the drain of said test reference voltage generating means being connected to the dummy column line.
Claim 14
Dependent Claim
29 words
The non-volatile semiconductor memory device of claim 12, wherein the transistor of said test reference voltage generating means is formed externally from and irrespective of said memory cell array.
Claim 15
Dependent Claim
29 words
The non-volatile semiconductor memory device of claim 12, wherein the transistor of said test reference voltage generating means is formed externally from and irrespective of said memory cell array.
Claim 16
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 4, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 17
Dependent Claim
27 words
The non-volatile semiconductor memory device of claim 15, wherein two source voltages generated by two different source voltage supplying means are applied to the dummy cells, respectively.
Claim 18
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 3, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 19
Dependent Claim
20 words
The non-volatile semiconductor device of claim 17, wherein said switching means are turned on or off by a column decoder.
Claim 20
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 18, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 21
Dependent Claim
43 words
The non-volatile semiconductor device of claim 17, wherein said switching means are turned on one by one to selectively connect one of the column lines to the common column line for discrimination of the respective column lines individually by said differential sense amplifier.
Claim 22
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 20, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 23
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 17, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 24
Dependent Claim
39 words
The non-volatile semiconductor memory device of claim 3, which further comprises dummy cell stress reducing means for applying a voltage to reduce stress of the dummy cells to the sources of the dummy cells in said data write mode.
Claim 25
Dependent Claim
37 words
The non-volatile semiconductor memory device of claim 23, wherein two source voltages generated by two different source voltage supplying means are applied to the sources of the memory cells and the sources of the dummy cells, respectively.
Claim 26
Dependent Claim
33 words
The non-volatile semiconductor memory device of claim 23, wherein an output of said dummy stress reducing means is also applied to the source of the transistor of said test reference voltage generating means.
Claim 27
Dependent Claim
35 words
The non-volatile semiconductor memory device of claim 2, wherein said test means includes test reference voltage generating means for generating the test reference voltage and driving means for activating said test reference voltage generating means.
Claim 28
Dependent Claim
50 words
The non-volatile semiconductor memory device of claim 26, wherein said test voltage generating means is a transistor having the same structure as the memory cell, for outputting the test reference voltage when said driving means applies a select signal to a control gate of said test reference voltage generating means.
Claim 29
Dependent Claim
26 words
The non-volatile semiconductor memory device of claim 27, wherein said driving means is a decoder for outputting the select signal in response to a test signal.
Claim 30
Dependent Claim
62 words
The non-volatile semiconductor memory device of claim 26, wherein said test reference voltage generating means is a transistor having a source, a drain and a control gate; and said driving means applies a select signal to the control gate of said test reference voltage generating means, the drain of said test reference voltage generating means being connected to a dummy column line.
Claim 31
Dependent Claim
33 words
The non-volatile semiconductor memory device of claim 27, wherein the transistor of said test reference voltage generating means is formed in the vicinity of and as a part of said memory cell array.
Claim 32
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 2, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 33
Dependent Claim
21 words
The non-volatile semiconductor memory device of claim 31, wherein said switching means are turned on or off by a column decoder.
Claim 34
Dependent Claim
44 words
The non-volatile semiconductor memory device of claim 31, wherein said switching means are turned on one by one to selectively connect one of the column lines to the common column line for discrimination of the respective column lines individually by said differential sense amplified.
Claim 35
Dependent Claim
35 words
The non-volatile semiconductor memory device of claim 1, wherein said test means includes test reference voltage generating means for generating the test reference voltage and driving means for activating said test reference voltage generating means.
Claim 36
Dependent Claim
50 words
The non-volatile semiconductor memory device of claim 34, wherein said test voltage generating means is a transistor having the same structure as the memory cell, for outputting the test reference voltage when said driving means applies a select signal to a control gate of said test reference voltage generating means.
Claim 37
Dependent Claim
26 words
The non-volatile semiconductor memory device of claim 35, wherein said driving means is a decoder for outputting the select signal in response to a test signal.
Claim 38
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 36, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 39
Dependent Claim
33 words
The non-volatile semiconductor memory device of claim 35, wherein the transistor of said test reference voltage generating means is formed in the vicinity of and as a part of said memory cell array.
Claim 40
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 38, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 41
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 35, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 42
Dependent Claim
21 words
The non-volatile semiconductor memory device of claim 40, wherein said switching means are turned on or off by a column decoder.
Claim 43
Dependent Claim
44 words
The non-volatile semiconductor memory device of claim 40, wherein said switching means are turned on one by one to selectively connect one of the column lines to the common column line for discrimination of the respective column lines individually by said differential sense amplifier.
Claim 44
Dependent Claim
62 words
The non-volatile semiconductor memory device of claim 34, wherein said test reference voltage generating means is a transistor having a source, a drain and a control gate; and said driving means applies a select signal to the control gate of said test reference voltage generating means, the drain of said test reference voltage generating means being connected to a dummy column line.
Claim 45
Dependent Claim
29 words
The non-volatile semiconductor memory device of claim 43, wherein the transistor of said test reference voltage generating means is formed externally from and irrespective of said memory cell array.
Claim 46
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 44, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 47
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 43, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 48
Dependent Claim
21 words
The non-volatile semiconductor memory device of claim 46, wherein said switching means are turned on or off by a column decoder.
Claim 49
Dependent Claim
44 words
The non-volatile semiconductor memory device of claim 46, wherein said switching means are turned on one by one to selectively connect one of the column lines to the common column line for discrimination of the respective column lines individually by said differential sense amplifier.
Claim 50
Dependent Claim
42 words
The non-volatile semiconductor memory device of claim 34, which further comprises a plurality of switching means interposed between the respective column lines and the common column line in such a way that any number of said switching means are selectively turned on.
Claim 51
Dependent Claim
21 words
The non-volatile semiconductor memory device of claim 49, wherein said switching means are turned on or off by a column decoder.
Claim 52
Dependent Claim
44 words
The non-volatile semiconductor memory device of claim 49, wherein said switching means are turned on one by one to selectively connect one of the column lines to the common column line for discrimination of the respective column lines individually by said differential sense amplifier.
References Cited (Backward Citations)
US4641284A
Cited
US4982364A
Cited
US4905194A
Cited
US4841482A
Cited
US4860261A
Cited
JPH02137196A
Cited
JPH03156798A
Cited
US5197028A
Cited
US5157626A
Cited
US5214604A
Cited
US5241507A
Cited
US5142496A
Cited
US5297079A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-29 | 1998-11-28 | 1999-05-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-29 | 2002-11-28 | 2003-05-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-29 | 2006-11-28 | 2007-05-30 | $7700.00 | Window Closed / Lapsed |