US5420458A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and method of manufacture thereof
Assignee: Rohm Co Ltd
•
Filing: 1994-09-21
•
Granted: 1995-05-30
•
Expires: 2014-09-21
Abstract
Abstract A semiconductor device having a high-speed device and a uniform plane bearing is provided. Device formation regions (51, 52, and 55) are formed on upper surfaces of the silicon substrate (21 and 22), and device isolation regions (9) acting as insulating layer are formed therebetween. The silicon substrate is etched to shape a bottom recessed part (8). The bottom recessed part (8) is formed in such a manner that it borders on the device isolation region (9) and allows the device formation regions (51, 52, and 55) to be emerged therefrom. This structure enables a pn junction to be eliminated, realizing a semiconductor device capable of high-speed operation. Further, each device is formed in an N - type silicon layer (22) which is grown from the silicon substrate, and thereafter is insulated by forming the bottom recessed part (8). Accordingly, the semiconductor device has a uniform plane bearing.
Inventors
- 👤 Noriyuki Shimoji
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:16
CPC Classifications
H; H10; H10D; H10D86/00; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W; H10W10/00; H10W10/01; H10W10/011; H10W10/019; H10W10/061; H10W10/10; H10W10/181; H10W10/012; H10W10/021; H10W10/13; H10W10/20
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
134 words
A semiconductor device, comprising: a semiconductor substrate having an upper surface and a bottom surface; a recessed portion formed in the bottom surface of the semiconductor substrate; a semiconductor layer formed on said upper surface of the semiconductor substrate; a device formation region formed above the upper surface of the semiconductor substrate, said device formation region being positioned above the recessed portion formed in the bottom surface of the semiconductor substrate; and an isolation region formed above the upper surface of the semiconductor substrate, said isolation region being positioned over at least a portion of the recessed portion formed in the bottom surface of the semiconductor substrate and forming a border with said device formation region which surrounds the device formation region, said isolation region insulating the device formation region from the semiconductor layer.
Claim 2
Dependent Claim
134 words
A semiconductor device, comprising: a semiconductor substrate having an upper surface and a bottom surface; a recessed portion formed in the bottom surface of the semiconductor substrate; a semiconductor layer formed on said upper surface of the semiconductor substrate; a device formation region formed above the upper surface of the semiconductor substrate, said device formation region being positioned above the recessed portion formed in the bottom surface of the semiconductor substrate; and an isolation region formed above the upper surface of the semiconductor substrate, said isolation region being positioned over at least a portion of the recessed portion formed in the bottom surface of the semiconductor substrate and forming a border with said device formation region which surrounds the device formation region, said isolation region insulating the device formation region from the semiconductor layer.
Claim 3
Dependent Claim
38 words
The semiconductor device as claimed in claim 1 further comprising an intermediate insulating layer formed in said device formation region and above the recessed portion to divide said device formation region into first and second device formation regions.
Claim 4
Dependent Claim
21 words
The semiconductor device as claimed in claim 1 wherein said bottom surface of said semiconductor substrate has an oxide layer thereon.
Claim 5
Dependent Claim
36 words
A semiconductor device as claimed in claim 1, wherein said bottom recessed part is etched to shaped by the use of an etching solution, whose etching speed varies depending on impurity density in the silicon substrate.
Claim 6
Dependent Claim
17 words
A semiconductor device as claimed in claim 4, wherein said etching solution is a potassium hydroxide solution.
Claim 7
Dependent Claim
22 words
A semiconductor device as claimed in claim 4, wherein said etching solution is a mixed solution of hydrofluoric acid and nitric acid.
References Cited (Backward Citations)
US3746587A
Cited
US3777227A
Cited
US4505799A
Cited
US4949138A
Cited
US5122856A
Cited
US4990986A
Cited
US4954927A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-29 | 1998-11-28 | 1999-05-30 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-29 | 2002-11-28 | 2003-05-30 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-29 | 2006-11-28 | 2007-05-30 | $7700.00 | Window Closed / Lapsed |