Patent US5414814A successfully refreshed from Google Patents.
US5414814A
Expired / Lapsed
US
⏱️ 0.0 years remaining
I/O interface between VME bus and asynchronous serial data computer
Assignee: United States Department of the Navy
•
Filing: 1992-05-08
•
Granted: 1995-05-09
•
Expires: 2012-05-08
Abstract
Abstract A computer interface is provided to support communication between a VMEbus architecture and a computer having its input/output (I/O) interface based on MIL-STD 1397B Type D or E asynchronous serial data specifications. A dual port RAM provides temporary storage for VMEbus data being transferred to the computer and computer data being transferred to the VMEbus. Both the VMEbus data and computer data are stored in a VMEbus parallel format. An interrupt controller is responsive to interrupt control signals on the VMEbus and a local bus. The interrupt controller places a processor interrupt on the local bus in response to an interrupt control signal on the VMEbus, and places a VME interrupt on the VMEbus in response to an interrupt control signal on the local bus. A processor, responsive to the processor interrupt, generates a write control signal and transfers the VMEbus data stored in the dual port RAM onto the local bus. An interface controller, responsive to the write control signal and a select signal indicative of one of the type D or E I/O interface specifications, converts the VMEbus data transferred onto the local bus into asynchronous serial data in accordance with MIL-STD 1397B. The interface controller also is responsive to a request-to-send control signal from the computer to convert asynchronous serial data from the computer into computer data. The processor, also responsive to the request-to-send control signal, generates a read control signal and the interrupt control signal on the local bus. The interface controller, responsive to the read control signal, transfers the computer data to the dual port RAM via the local bus.
Inventors
- 👤 Dale W. McKim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 05:36
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/382; G06F13/385
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
323 words
A computer interface for supporting communication between a host processor's VMEbus and a computer having its input/output (I/O) interface based on MIL-STD 1397B Type D or E asynchronous serial data specifications, comprising: memory means coupled to the VMEbus for temporary storage of VMEbus data being transferred from the VMEbus to the computer; a local bus coupled to said memory means; interrupt control means coupled to the VMEbus and said local bus, said interrupt control means for generating a processor interrupt on said local bus in response to an interrupt control signal passed on the VMEbus by the host processor; processor means coupled to said local bus for generating a write control signal in response to the processor interrupt and for transferring the VMEbus data stored in said memory means onto said local bus in response to the processor interrupt; interface control means, coupled to said local bus and the computer, said interface control means responsive to the write control signal, for transferring the VMEbus data on said local bus to the computer as asynchronous serial data in accordance with one of MIL-STD 1397B type D or E I/O interface specifications said processor means, in response to a request-to-send control signal generated by the computer, further for generating a read control signal for passage to said interface control means and for generating an interrupt control signal on said local bus; said interface control means, in response to the read control signal, further for transferring, from the computer to said memory means via said local bus, asynchronous serial data in accordance with one of MIL-STD 1397B type D or E I/O interface specifications as computer data for temporary storage in said memory means; and said interrupt control means further for generating a VME interrupt on the VMEbus in response to the interrupt control signal on said local bus, wherein the host processor accesses said memory means via the VMEbus in response to the VME interrupt.
Claim 2
Dependent Claim
323 words
A computer interface for supporting communication between a host processor's VMEbus and a computer having its input/output (I/O) interface based on MIL-STD 1397B Type D or E asynchronous serial data specifications, comprising: memory means coupled to the VMEbus for temporary storage of VMEbus data being transferred from the VMEbus to the computer; a local bus coupled to said memory means; interrupt control means coupled to the VMEbus and said local bus, said interrupt control means for generating a processor interrupt on said local bus in response to an interrupt control signal passed on the VMEbus by the host processor; processor means coupled to said local bus for generating a write control signal in response to the processor interrupt and for transferring the VMEbus data stored in said memory means onto said local bus in response to the processor interrupt; interface control means, coupled to said local bus and the computer, said interface control means responsive to the write control signal, for transferring the VMEbus data on said local bus to the computer as asynchronous serial data in accordance with one of MIL-STD 1397B type D or E I/O interface specifications said processor means, in response to a request-to-send control signal generated by the computer, further for generating a read control signal for passage to said interface control means and for generating an interrupt control signal on said local bus; said interface control means, in response to the read control signal, further for transferring, from the computer to said memory means via said local bus, asynchronous serial data in accordance with one of MIL-STD 1397B type D or E I/O interface specifications as computer data for temporary storage in said memory means; and said interrupt control means further for generating a VME interrupt on the VMEbus in response to the interrupt control signal on said local bus, wherein the host processor accesses said memory means via the VMEbus in response to the VME interrupt.
Claim 3
Dependent Claim
19 words
A computer interface as in claim 1 wherein said memory means is a dual port random access memory (RAM).
Claim 4
Dependent Claim
18 words
A computer interface as in claim 1 wherein said processor means is a programmable central processing unit (CPU).
Claim 5
Dependent Claim
212 words
A computer interface as in claim 1 wherein said interface control means comprises: a first first-in, first-out (FIFO) memory means for temporary storage of the VMEbus data; a second FIFO memory means for temporary storage of the computer data; a first state machine means for occupying an idle state in the absence of the write control signal, and a write enable state in response to the presence of the write control signal and the presence of VMEbus data in said first FIFO memory means; a second state machine means for occupying an idle state in the absence of the request-to-send control signal, and a read enable state in response to the presence of the request-to-send control signal and the absence of computer data in said second FIFO memory means; parallel-to-serial conversion means for converting the VMEbus data into VMEbus transistor-transistor-logic (TTL) serial data when said first state machine means occupies the write enable state; means for converting the VMEbus TTL serial data into the asynchronous serial data in accordance with MIL-STD 1397B; means for converting the asynchronous serial data from the computer into computer TTL serial data when said second state machine means occupies the read enable state; and serial-to-parallel conversion means for converting the computer TTL serial data into computer data.
Claim 6
Dependent Claim
83 words
A computer interface according to claim 4 wherein said means for converting the VMEbus TTL serial data comprises: an exclusive NOR gate having the VMEbus TTL serial data as a first input and a 10 MHz clock pulse as a second input, and having an output; and amplifier means for amplifying the output of said exclusive NOR gate to one of a type D or E bias voltage level associated with a corresponding one of the Type D or E I/O interface specifications.
Claim 7
Dependent Claim
88 words
A computer interface according to claim 4 wherein said means for converting the asynchronous serial data from the computer comprises: amplifier means for amplifying the asynchronous serial data from the computer to one of a type D or E bias voltage level associated with a corresponding one of the Type D or E I/O interface specifications, and having an output; and an exclusive NOR gate having the output of said amplifier means as a first and second input thereof, wherein the second input is delayed by delay means.
Claim 8
Dependent Claim
20 words
A computer interface as in claim 4 wherein said parallel-to-serial conversion means and said serial-to-parallel conversion means comprise shift registers.
References Cited (Backward Citations)
US4700292A
Cited
US4642761A
Cited
US4644462A
Cited
US4604682A
Cited
US4794525A
Cited
US4569062A
Cited
US4695952A
Cited
US4625307A
Cited
US4933835A
Cited
US5134702A
Cited
US4750149A
Cited
US4873626A
Cited
US4794520A
Cited
US5226173A
Cited
US4999787A
Cited
US4939735A
Cited
US5047921A
Cited
US4977494A
Cited
US5247652A
Cited
US5283869A
Cited
US5131272A
Cited
US5175819A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-08 | 1998-11-07 | 1999-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-08 | 2002-11-07 | 2003-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-08 | 2006-11-07 | 2007-05-09 | $7700.00 | Window Closed / Lapsed |