US5413951A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Composite semiconductor substrate and a fabrication process thereof
Assignee: Fujitsu Ltd
•
Filing: 1993-02-19
•
Granted: 1995-05-09
•
Expires: 2013-02-19
Abstract
Abstract A method for fabricating an SOI structure which includes the steps of contacting a single crystal layer of a group III-V compound semiconductor material to a single crystal substrate of sapphire such that a principal surface of said single crystal layer establishes an intimate contact with a corresponding principal surface of said single crystal substrate and bonding the single crystal layer and the single crystal substrate with each other while elevating a temperature.
Inventors
- 👤 Tatsuya Ohori
- 👤 Isamu Hanyu
- 👤 Fumitoshi Sugimoto
- 👤 Yoshihiro Arimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 16:54
CPC Classifications
H; H10; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10P90/1922; H10P90/1914; H10W; H10W10/00; H10W10/10; H10W10/181; Y; Y10; Y10S; Y10S148/00; Y10S148/135
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
253 words
A method for fabricating as semiconductor-on-insulator structure that includes a single crystal layer of a group III-V first compound semiconductor material formed on a single crystal substrate of sapphire, said method comprising the steps of: growing a plurality of epitaxial layers consecutively on a second substrate of a second compound semiconductor material to form a layered structure, wherein said single crystal layer is formed at one end of said layered structure and has an exposed first principal surface, said layered structure comprising an etching stopping layer such that said etching stopping layer has an etching rate different from those of the other ones of said plurality of epitaxial layers; contacting the single crystal layer to the single crystal substrate of sapphire such that the first principal surface of said single crystal layer establishes an intimate contact with a second principal surface of said single crystal substrate; bonding said single crystal layer and said single crystal substrate with each other at said mutually contacting first and second principal surfaces by elevating a temperature of said single crystal layer and said single crystal substrate such that a rearrangement of atoms occurs in said single crystal layer and in said single crystal substrate at least in correspondence to said mutually contacting first and second principal surfaces; removing said second substrate and at least one of said plurality of epitaxial layers formed between said second substrate and said etching stopping layer by a first etching process; and removing said etching stopping layer by a second etching process.
Claim 2
Independent Claim
253 words
A method for fabricating as semiconductor-on-insulator structure that includes a single crystal layer of a group III-V first compound semiconductor material formed on a single crystal substrate of sapphire, said method comprising the steps of: growing a plurality of epitaxial layers consecutively on a second substrate of a second compound semiconductor material to form a layered structure, wherein said single crystal layer is formed at one end of said layered structure and has an exposed first principal surface, said layered structure comprising an etching stopping layer such that said etching stopping layer has an etching rate different from those of the other ones of said plurality of epitaxial layers; contacting the single crystal layer to the single crystal substrate of sapphire such that the first principal surface of said single crystal layer establishes an intimate contact with a second principal surface of said single crystal substrate; bonding said single crystal layer and said single crystal substrate with each other at said mutually contacting first and second principal surfaces by elevating a temperature of said single crystal layer and said single crystal substrate such that a rearrangement of atoms occurs in said single crystal layer and in said single crystal substrate at least in correspondence to said mutually contacting first and second principal surfaces; removing said second substrate and at least one of said plurality of epitaxial layers formed between said second substrate and said etching stopping layer by a first etching process; and removing said etching stopping layer by a second etching process.
Claim 3
Dependent Claim
33 words
The method as claimed in claim 1, further comprising a step of reducing a thickness of said single crystal layer to a predetermined thickness after said step of removing said etching stopping layer.
Claim 4
Dependent Claim
48 words
The method as claimed in claim 2, wherein said step of reducing the thickness of said single crystal layer comprises the steps of: mechanically lapping an exposed third principal surface of said single crystal layer opposite said first principal surface; and chemically etching said exposed third principal surface.
Claim 5
Dependent Claim
35 words
The method as claimed in claim 1, wherein said single crystal layer is formed to have a thickness less than one-third of a thickness of said single crystal substrate, prior to said step of bonding.
Claim 6
Dependent Claim
20 words
The method as claimed in claim 4 wherein said single crystal layer has a thickness of at most 200 μm.
Claim 7
Dependent Claim
17 words
The method as claimed in claim 1, wherein said first compound semiconductor material essentially consists of GaAs.
Claim 8
Dependent Claim
17 words
The method as claimed in claim 1, wherein said first compound semiconductor material essentially consists of InP.
Claim 9
Dependent Claim
21 words
The method as claimed in claim 1, wherein said plurality of epitaxial layers comprise an AlGaAs layer and a GaAs layer.
Claim 10
Dependent Claim
21 words
The method as claimed in claim 1, wherein said plurality of epitaxial layers comprise an InGaP layer and a GaAs layer.
Claim 11
Dependent Claim
24 words
The method as claimed in claim 1, wherein said plurality of epitaxial layers comprise a GaAs layer, an AlGaAS layer and an InGaP layer.
Claim 12
Dependent Claim
24 words
The method as claimed in claim 1, wherein said plurality of epitaxial layers comprise an InP layer, an InGaAs layer, and an InAlAs layer.
Claim 13
Dependent Claim
27 words
The method as claimed in claim 1, wherein said step of bonding is conducted by elevating the temperature to a range between 500° C. and 700° C.
Claim 14
Dependent Claim
22 words
The method as claimed in claim 12, wherein said step of bonding is conducted by elevating the temperature to about 650° C.
Claim 15
Dependent Claim
50 words
The method as claimed in claim 1, further comprising the step of applying a partial pressure of an element that constitutes the first compound semiconductor material at a level approximately equal to a partial equilibrium pressure of said element in said first compound semiconductor material during said step of bonding.
Claim 16
Dependent Claim
46 words
The method as claimed in claim 14, wherein the first compound semiconductor material contains arsenic, and said step of applying a partial pressure further comprises supplying an arsenic vapor with a partial pressure equivalent to the partial pressure of arsenic in said first compound semiconductor material.
Claim 17
Dependent Claim
24 words
The method as claimed in claim 1, further comprising the step of elevating the temperature up to 1100° C., during said step of bonding.
Claim 18
Dependent Claim
46 words
The method as claimed in claim 1, further comprising the step of applying a pressure on said single crystal layer and said single crystal substrate such that said first and second principal surfaces are urged toward each other for intimate contact, during said step of bonding.
Claim 19
Dependent Claim
31 words
The method as claimed in claim 17, wherein said step of applying a pressure further comprises applying a d.c. voltage pulse across said single crystal substrate and said single crystal layer.
Claim 20
Dependent Claim
19 words
The method as claimed in claim 1, wherein said first and second compound semiconductor materials are the same material.
References Cited (Backward Citations)
US4834809A
Cited
US4771016A
Cited
US5028558A
Cited
JPH0294415A
Cited
US5147808A
Cited
US5231045A
Cited
US5034343A
Cited
US5141148A
Cited
US5071792A
Cited
US5229305A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-05-08 | 1998-11-07 | 1999-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-05-08 | 2002-11-07 | 2003-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-05-08 | 2006-11-07 | 2007-05-09 | $7700.00 | Window Closed / Lapsed |