Patent US3525412A successfully refreshed from Google Patents.
Patent US5410247A successfully refreshed from Google Patents.
US5410247A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Circuit device having a test function for checking circuit operation
Assignee: Canon Inc
•
Filing: 1993-01-29
•
Granted: 1995-04-25
•
Expires: 2013-01-29
Abstract
Abstract A circuit device including a DC characteristic test circuit is arranged to have a reset signal supplied via a reset signal input terminal for resetting a testee circuit to be subjected to a DC characteristic test; and to include an output buffer circuit which receives a predetermined output signal of the testee circuit and the reset signal supplied from the reset signal input terminal. The arrangement enables the DC characteristic test to be quickly carried out on the circuit device at a low cost and without increasing the number of terminals required for the test.
Inventors
- 👤 Keiji Ishizuka
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:57
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/319; G01R31/3193
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
146 words
A circuit device having a self-test function, comprising: (A) a first circuit subjected to a testing operation, said first circuit having a first group of input terminals including a reset signal input terminal and a first group of output terminals; and (B) a second circuit for testing the operation of said first circuit, having a second group of input terminals for receiving a signal output from an output terminal used for testing the operation of said first circuit and a reset signal to be supplied to the reset signal input terminal, and having a second group of output terminals, said second circuit being arranged to form and output an output signal according to the signal output from the output terminal used for testing the operation of said first circuit and the reset signal to be supplied to said reset signal input terminal of said first circuit.
Claim 2
Dependent Claim
146 words
A circuit device having a self-test function, comprising: (A) a first circuit subjected to a testing operation, said first circuit having a first group of input terminals including a reset signal input terminal and a first group of output terminals; and (B) a second circuit for testing the operation of said first circuit, having a second group of input terminals for receiving a signal output from an output terminal used for testing the operation of said first circuit and a reset signal to be supplied to the reset signal input terminal, and having a second group of output terminals, said second circuit being arranged to form and output an output signal according to the signal output from the output terminal used for testing the operation of said first circuit and the reset signal to be supplied to said reset signal input terminal of said first circuit.
Claim 3
Dependent Claim
48 words
A device according to claim 1, wherein said second circuit includes an Exclusive NOR Gate for receiving the signal output from the output terminal used for testing the operation of said first circuit and the reset signal to be supplied to said reset terminal of said first circuit.
Claim 4
Dependent Claim
27 words
A device according to claim 1, wherein said circuit device composed of the first circuit and the second circuit is composed of a Large Scale Integrated Circuit.
Claim 5
Dependent Claim
55 words
A device according to claim 1, wherein said first circuit is arranged to output a signal corresponding to a level of the signal to be supplied to said first group of input terminals to the output terminal used for testing the operation of the first circuit and to supply the same to said second circuit.
Claim 6
Dependent Claim
42 words
A device according to claim 4, wherein said second circuit is arranged to outputs, from said second group of output terminals, a signal corresponding to a level of the reset signal fed to said reset signal input terminal of said first circuit.
Claim 7
Dependent Claim
39 words
A device according to claim 1, wherein said first circuit is arranged to come into a reset state in the case where a low level reset signal is fed to said reset signal input terminal of said first circuit.
Claim 8
Dependent Claim
41 words
A device according to claim 6, wherein said second circuit is arranged to output the reset signal fed to said reset signal input terminal of said first circuit, from said second group of output terminals through two inverters connected in series.
Claim 9
Dependent Claim
73 words
A device according to claim 6, wherein said second circuit includes an Exclusive NOR Gate for receiving the signal output from the output terminal used for testing the operation of said first circuit and the reset signal to be supplied to said reset signal input terminal of said first circuit and two inverters connected in series for outputting a signal corresponding to a level of a signal output from said Exclusive NOR Gate.
Claim 10
Dependent Claim
35 words
A device according to claim 1, wherein said first circuit is arranged to come into a reset state in the case where a high level reset signal is input to said reset signal input terminal.
Claim 11
Dependent Claim
46 words
A device according to claim 9, wherein said second circuit is arranged to output a signal corresponding to a level of the reset signal fed to said reset signal input terminal of said first circuit from said second group of output terminals through a single inverter.
Claim 12
Dependent Claim
52 words
A device according to claim 9, wherein said second circuit includes an Exclusive NOR Gate for receiving the signal output from the output terminal used for testing the operation of said first circuit, and one inverter for outputting a signal corresponding to a level of signal output from said Exclusive NOR Gate.
References Cited (Backward Citations)
US3614608A
Cited
US4584683A
Cited
US4788684A
Cited
US5132614A
Cited
US4972144A
Cited
US5198760A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-04-24 | 1998-10-24 | 1999-04-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-04-24 | 2002-10-24 | 2003-04-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-04-24 | 2006-10-24 | 2007-04-25 | $7700.00 | Window Closed / Lapsed |