US5406522A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic random access memory device and inspection method thereof
Assignee: Panasonic Corp
•
Filing: 1993-01-29
•
Granted: 1995-04-11
•
Expires: 2013-01-29
Abstract
Abstract DRAM devices embodying the present invention have longer potential effective values of refresh interval. A self-refresh interval signal may be set in association with its refresh interval to minimize power consumption during the self-refresh operation mode. An inspection method may pick up DRAM devices with efficiency and without deterioration of yields. When self-refresh interval control signal SELFS assumes the logic level "H" to turn P channel type MOS transistor Qp off and N channel type MOS transistor Qn on, the node N14 is brought to ground voltage VSS. The P channel type MOS transistor Qp and the N channel type MOS transistor Qn determine the time constant at which oscillation is generated. The oscillation output is applied to memory cells of the DRAM devices to enable the self-refresh mode of operation.
Inventors
- 👤 Hiroshige Hirano
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 16:46
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C11/401; G11C11/406
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
102 words
A dynamic random access memory device comprising a number of memory cells, a self-refresh function circuit for performing a self-refresh operation on the memory cells, a self-refresh interval time switch circuit for modifying the interval of the self-refresh operation, said self-refresh interval time switch circuit comprising a generator for generating at a first interval a self-refresh interval signal whose interval defines the interval of the self-refresh operation, a first means for modifying the first interval of the self-refresh interval signal to a second interval and a second means for modifying the first interval of the self-refresh interval signal to a third interval.
Claim 2
Dependent Claim
102 words
A dynamic random access memory device comprising a number of memory cells, a self-refresh function circuit for performing a self-refresh operation on the memory cells, a self-refresh interval time switch circuit for modifying the interval of the self-refresh operation, said self-refresh interval time switch circuit comprising a generator for generating at a first interval a self-refresh interval signal whose interval defines the interval of the self-refresh operation, a first means for modifying the first interval of the self-refresh interval signal to a second interval and a second means for modifying the first interval of the self-refresh interval signal to a third interval.
Claim 3
Dependent Claim
74 words
A dynamic random access memory device according to claim 1 wherein said self-refresh interval time switch comprises a NOT circuit and a time constant circuit for establishing a negative feedback loop and causing oscillation at the generator at one of the first, second and third intervals as determined by a time constant of the time constant circuit, wherein the first modifying means and the second modifying means are connected to the time constant circuit.
Claim 4
Dependent Claim
33 words
A dynamic random access memory device according to claim 2 wherein the interval of the self-refresh operation is determined by the oscillation interval of the generator in the self-refresh interval time switch circuit.
Claim 5
Dependent Claim
34 words
A dynamic random access memory device according to claim 3 wherein the oscillation interval of the self-refresh interval time switch circuit is made variable by the first modifying means and the second modifying means.
Claim 6
Dependent Claim
46 words
A dynamic random access memory device according to claim 4 wherein the time constant of the time constant circuit is changed by connecting or breaking a first fuse means included in the first modifying means and a second fuse means included in the second modifying means.
Claim 7
Dependent Claim
145 words
A dynamic random access memory device comprising a number of memory cells, a self-refresh function circuit for performing a self-refresh operation on the memory cells, a self-refresh interval time switch circuit for modifying the interval of the self-refresh operation, said self-refresh interval time switch circuit comprising a generator for generating at a first interval a self-refresh interval signal whose interval defines the interval of the self-refresh operation, a first means for modifying the first interval of the self-refresh interval signal to a second interval a second means for modifying the first interval of the self-refresh interval signal to a third interval and a means for evaluating a data hold time of respective ones of the memory cells and modifying the first interval of the self-refresh interval signal into the second interval or third interval as a result of the evaluation of the data hold time.
Claim 8
Dependent Claim
145 words
A dynamic random access memory device comprising a number of memory cells, a self-refresh function circuit for performing a self-refresh operation on the memory cells, a self-refresh interval time switch circuit for modifying the interval of the self-refresh operation, said self-refresh interval time switch circuit comprising a generator for generating at a first interval a self-refresh interval signal whose interval defines the interval of the self-refresh operation, a first means for modifying the first interval of the self-refresh interval signal to a second interval a second means for modifying the first interval of the self-refresh interval signal to a third interval and a means for evaluating a data hold time of respective ones of the memory cells and modifying the first interval of the self-refresh interval signal into the second interval or third interval as a result of the evaluation of the data hold time.
Claim 9
Dependent Claim
78 words
A dynamic random access memory device comprises a number of memory cells, a self-refresh function circuit for performing self-refresh operation on the memory cells, a self-refresh interval time switch circuit for changing the interval of the self-refresh operation, and a redundancy memory cell, wherein a defective one of the memory cells is replaced with the redundancy cell at a redundancy rescue address and the interval of the self-refresh operation is changed with the self-refresh interval time switch circuit.
Claim 10
Dependent Claim
78 words
A dynamic random access memory device comprises a number of memory cells, a self-refresh function circuit for performing self-refresh operation on the memory cells, a self-refresh interval time switch circuit for changing the interval of the self-refresh operation, and a redundancy memory cell, wherein a defective one of the memory cells is replaced with the redundancy cell at a redundancy rescue address and the interval of the self-refresh operation is changed with the self-refresh interval time switch circuit.
Claim 11
Dependent Claim
28 words
A dynamic random access memory device according to claim 7 wherein the capacitance of the redundancy memory cell is higher than the capacitance of the normal memory cells.
Claim 12
Independent Claim
134 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criteria of data hold time on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion of data hold time on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, and storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells.
Claim 13
Independent Claim
134 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criteria of data hold time on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion of data hold time on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, and storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells.
Claim 14
Dependent Claim
33 words
A method of inspecting DRAM devices according to claim 9 wherein the first and second inspections are carried out at high temperature pursuant to the first and second criteria of data hold time.
Claim 15
Dependent Claim
31 words
A method of inspecting DRAM devices according to claim 9 further comprising the step of performing a direct current test, and the step of performing a memory cell pattern function test.
Claim 16
Dependent Claim
34 words
A method of inspecting DRAM devices according to claim 11 wherein a memory cell which fails the pattern function test is replaced with a redundancy memory cell through a redundancy cell rescue determination procedure.
Claim 17
Dependent Claim
43 words
A method of inspecting DRAM devices according to claim 12, wherein the redundancy cell rescue determination procedure comprises the steps of replacing the memory cells failed with the redundancy memory cell, and carrying out the pattern function test on the redundancy memory cell.
Claim 18
Dependent Claim
31 words
A method of inspecting DRAM devices according to claim 9 wherein the memory cells have self-refresh operation whose interval during the first inspection is changed from that of the second inspection.
Claim 19
Dependent Claim
32 words
A method of inspecting DRAM devices according to claim 9 wherein the first and second rescue checks include the steps of selecting the redundancy memory cells and checking if they are defective.
Claim 20
Independent Claim
217 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criterion of data hold time on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion of data hold time on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, and storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells, wherein the memory cells have a self-refresh operation whose self-refresh interval during the first inspection is changed from that during the second inspection and wherein the redundancy memory cells are selected and checked if they are defective and wherein the memory cells having a shorter refresh interval are replaced with the redundancy memory cells, and wherein the capacitance of the redundancy memory cells is greater than that of the memory cells having the shorter refresh interval to make the data hold time longer.
Claim 21
Independent Claim
217 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criterion of data hold time on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion of data hold time on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, and storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells, wherein the memory cells have a self-refresh operation whose self-refresh interval during the first inspection is changed from that during the second inspection and wherein the redundancy memory cells are selected and checked if they are defective and wherein the memory cells having a shorter refresh interval are replaced with the redundancy memory cells, and wherein the capacitance of the redundancy memory cells is greater than that of the memory cells having the shorter refresh interval to make the data hold time longer.
Claim 22
Independent Claim
126 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criterion on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, and storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells.
Claim 23
Independent Claim
126 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criterion on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, and storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells.
Claim 24
Independent Claim
139 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criterion on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells, and modifying a self-refresh interval time of a self-refresh operation on the memory cells.
Claim 25
Independent Claim
139 words
A method of inspecting DRAM devices including a number of memory cells and redundancy memory cells, comprising the steps of performing a first inspection under a first criterion on the memory cells, performing a first rescue check if redundancy rescue is available with the redundancy memory cells, storing first redundancy rescue addresses for replacement of defective memory cells found during the first inspection with the redundancy memory cells, performing a second inspection under a second criterion on the memory cells stricter than the first criterion, performing a second rescue check if redundancy rescue is available with the redundancy memory cells during the second inspection, storing second redundancy rescue addresses for replacement of defective memory cells found during the second inspection with the redundancy memory cells, and modifying a self-refresh interval time of a self-refresh operation on the memory cells.
References Cited (Backward Citations)
US4423380A
Cited
US4406013A
Cited
US4468759A
Cited
US4567432A
Cited
US4771406A
Cited
US4871965A
Cited
US4885721A
Cited
US4904934A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-04-10 | 1998-10-10 | 1999-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-04-10 | 2002-10-10 | 2003-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-04-10 | 2006-10-10 | 2007-04-11 | $7700.00 | Window Closed / Lapsed |