Patent US5406096A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5406096A Expired / Lapsed US ⏱️ 0.0 years remaining

Device and method for high performance high voltage operation

Assignee: Texas Instruments Inc
•
Filing: 1994-02-09
•
Granted: 1995-04-11
•
Expires: 2014-02-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A high voltage device (10) having MOS input characteristics. A low voltage MOS transistor (12) is provided which has a source (18), a drain (22), and a gate (25). A high voltage transistor (14) is also provided which has a source (20), a drain (24), and gate (16). The source (18) of the low voltage MOS transistor (12) is connected to the gate (16) of the high voltage transistor (14). The drain (22) of the low voltage MOS transistor (12)is connected to the source (20)of the high voltage transistor The low voltage MOS transistor (12) may have a silicon substrate and the substrate of the high voltage transistor (14)may comprise silicon, silicon carbide, or gallium arsenide.

Inventors

  • 👤 Satwinder Malhi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 18:11
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/10; H03K17/102; H10; H10D; H10D84/00; H10D84/80; H10D84/82; H10D84/83; H10D84/837; H10D84/839; H10D88/00

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 118 words
A high voltage device having MOS input characteristics, comprising: a. a low voltage MOS transistor having a turn-on voltage of less than five volts, said low voltage MOS transistor having a silicon substrate, a first source, a first drain, and a first gate; and b. a high voltage transistor having a breakdown voltage greater than fifty volts, said high voltage transistor having a silicon-carbide substrate, a second source, a second drain, and a second gate, wherein said first source is connected to said second gate and said first drain is connected to said second source such that a breakdown voltage of the low voltage MOS transistor is higher than a depletion threshold voltage of the high voltage transistor.
Claim 2
Dependent Claim 118 words
A high voltage device having MOS input characteristics, comprising: a. a low voltage MOS transistor having a turn-on voltage of less than five volts, said low voltage MOS transistor having a silicon substrate, a first source, a first drain, and a first gate; and b. a high voltage transistor having a breakdown voltage greater than fifty volts, said high voltage transistor having a silicon-carbide substrate, a second source, a second drain, and a second gate, wherein said first source is connected to said second gate and said first drain is connected to said second source such that a breakdown voltage of the low voltage MOS transistor is higher than a depletion threshold voltage of the high voltage transistor.
Claim 3
Dependent Claim 18 words
The device of claim 1, wherein said high voltage transistor comprises a depletion mode junction field effect transistor.
Claim 4
Dependent Claim 18 words
The device of claim 1, wherein said high voltage transistor comprises a depletion mode MOS field effect transistor.
Claim 5
Dependent Claim 15 words
The device of claim 1, wherein said high voltage transistor comprises a depletion mode MESFET.
Claim 6
Dependent Claim 17 words
The device of claim 1, wherein said high voltage transistor comprises a depletion mode static induction transistor.
Claim 7
Dependent Claim 30 words
The device of claim 1 further comprising a wire bond between said first source and said second gate and a solder layer between said first drain and said silicon-carbide substrate.
Claim 8
Dependent Claim 118 words
A high voltage device having MOS input characteristics, comprising: e. a low voltage MOS transistor having a turn-on voltage of less than five volts, said low voltage MOS transistor having a silicon substrate, a first source, a first drain, and a first gate; and f. a high voltage transistor having a breakdown voltage greater than fifty volts, said high voltage transistor having a gallium-arsenide substrate, a second source, a second drain, and a second gate, wherein said first source is connected to said second gate and said first drain is connected to said second source such that a breakdown voltage of the low voltage MOS transistor is higher than a depletion threshold voltage of the high voltage transistor.
Claim 9
Dependent Claim 118 words
A high voltage device having MOS input characteristics, comprising: e. a low voltage MOS transistor having a turn-on voltage of less than five volts, said low voltage MOS transistor having a silicon substrate, a first source, a first drain, and a first gate; and f. a high voltage transistor having a breakdown voltage greater than fifty volts, said high voltage transistor having a gallium-arsenide substrate, a second source, a second drain, and a second gate, wherein said first source is connected to said second gate and said first drain is connected to said second source such that a breakdown voltage of the low voltage MOS transistor is higher than a depletion threshold voltage of the high voltage transistor.
Claim 10
Dependent Claim 18 words
The device of claim 7, wherein said high voltage transistor comprises a depletion mode junction field effect transistor.
Claim 11
Dependent Claim 18 words
The device of claim 7, wherein said high voltage transistor comprises a depletion mode MOS filed effect transistor.
Claim 12
Dependent Claim 15 words
The device of claim 7, wherein said high voltage transistor comprises a depletion mode MESFET.
Claim 13
Dependent Claim 17 words
The device of claim 7, wherein said high voltage transistor comprises a depletion mode static induction transistor.
Claim 14
Dependent Claim 30 words
The device of claim 7, further comprising a wire bond between said first source and said second gate and a solder layer between said first drain and said gallium-arsenide substrate.

References Cited (Backward Citations)

US3244948A Cited
JPS5372477A Cited
US4450471A Cited
US4595847A Cited
US5040043A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-04-10 1998-10-10 1999-04-11 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-04-10 2002-10-10 2003-04-11 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-04-10 2006-10-10 2007-04-11 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag