Bi-directional high voltage analog switch having source to source connected field effect transistors

Claim 2

A bi-directional high voltage switch comprising: a pair of depletion mode MOS transistors having their sources connected together to form a common source and having their gates connected together to form a common gate and having their drain connections exposed externally to serve, respectively, as a high voltage analog input port and a high voltage analog output port, each of said depletion mode MOS transistors having the characteristic that it conducts so long as the voltage on its gate relative to the voltage on its source does not cause pinch off of said depletion mode MOS transistor; a diode; at least a first and a second voltage rail, said second voltage rail being connected to said common source through said diode; and means for controlling said common gate-to-common source voltage of said pair of depletion mode MOS transistors, said means for controlling including an enhancement mode transistor having a gate, a source and a drain, said drain being connected to said common gate of said pair of depletion mode MOS transistors, said source being connected to said first voltage rail, a pair of MOS transistors having a source-to-drain connection, the external drain being connected to said common source of said pair of depletion mode transistors and the external source being connected to said common gate and further being connected through a diode to said drain of said enhancement mode transistor, the gates of said pair of MOS transistors being connected to said drain of said enhancement mode transistor.

Claim 3

A bi-directional high voltage switch in accordance with claim 1 in combination with a variable impedance network including a variable impedance connecting said drain of said enhancement mode transistor with said first voltage rail, said variable impedance providing a low impedance path when no power source is connected to said first voltage rail.

Claim 4

A bi-directional high voltage switch in accordance with claim 2 wherein said variable impedance comprises an additional transistor having its source connected to said drain of said enhancement mode transistor and having its drain connected to said first voltage rail, and wherein said variable impedance network further includes a current source connected through a diode to said first voltage rail, said current source also being connected to the gate of said additional transistor.

Claim 5

A bi-directional high voltage switch in accordance with claim 1 wherein said means for controlling further includes low level logic circuitry and voltage level shift means connected between said low level logic circuitry and said gate of said enhancement mode transistor, said low level logic circuitry providing an actuation information signal to said voltage level shift means, said voltage level shift means shifting the voltage level of said actuation information signal to a voltage level sufficient to control said enhancement mode transistor.

Claim 6

A bi-directional high voltage switch according to claim 4 wherein said voltage level shift means comprises two transistors connected in series, with the gate of one transistor connected to the low level logic circuitry and the gate of the other transistor for connecting to a bias voltage, the output signal of said series connected transistors being connected to the gate of said enhancement mode transistor.

Claim 7

A bi-directional high voltage switch in accordance with claim 4 wherein said voltage level shift means comprises a lateral p-channel transistor.

Claim 8

A bi-directional high voltage switch comprising: a pair of depletion mode MOS transistors having their sources connected together to form a common source and having their gates connected together to form a common gate and having their drain connections exposed externally to serve, respectively, as a high voltage analog input port and a high voltage analog output port, each of said depletion mode MOS transistors having the characteristic that it conducts so long as the voltage on its gate relative to the voltage on its source does not cause pinch off of said depletion mode MOS transistor; a diode; at least a first and a second voltage rail, said second voltage rail being connected to said common source through said diode; and means for controlling said common gate-to-common source voltage of said pair depletion mode MOS transistors, said means for controlling including a depletion mode transistor having a gate, a source, and a drain, said gate of said depletion mode transistor being connected to said first voltage rail; an enhancement mode transistor having a gate, a source and a drain, said drain of said enhancement mode transistor being connected to said source of said depletion mode transistor, said source of said enhancement mode transistor being connected to said first voltage rail, a pair of MOS transistors having a source-to-drain connection, the external drain being connected to said common source of said pair of depletion mode MOS transistors and the external source being connected to said common gate and further being connected through a diode to said drain of said depletion mode transistor, the gates of said pair of MOS transistors being connected to said drain of said depletion mode transistor.

Claim 9

A bi-directional high voltage switch comprising: a pair of depletion mode MOS transistors having their sources connected together to form a common source and having their gates connected together to form a common gate and having their drain connections exposed externally to serve, respectively, as a high voltage analog input port and a high voltage analog output port, each of said depletion mode MOS transistors having the characteristic that it conducts so long as the voltage on its gate relative to the voltage on its source does not cause pinch off of said depletion mode MOS transistor; a diode; at least a first and a second voltage rail, said second voltage rail being connected to said common source through said diode; and means for controlling said common gate-to-common source voltage of said pair depletion mode MOS transistors, said means for controlling including a depletion mode transistor having a gate, a source, and a drain, said gate of said depletion mode transistor being connected to said first voltage rail; an enhancement mode transistor having a gate, a source and a drain, said drain of said enhancement mode transistor being connected to said source of said depletion mode transistor, said source of said enhancement mode transistor being connected to said first voltage rail, a pair of MOS transistors having a source-to-drain connection, the external drain being connected to said common source of said pair of depletion mode MOS transistors and the external source being connected to said common gate and further being connected through a diode to said drain of said depletion mode transistor, the gates of said pair of MOS transistors being connected to said drain of said depletion mode transistor.