Fully used tub DRAM cell

Claim 1

A dynamic random access memory having a high capacitance capacitor comprising: field oxide areas on the surface of a semiconductor substrate which surround device areas for fabrication of field effect devices, gate dielectric and electrode structures on said substrate in said device areas; an interconnecting line composed of polysilicon layer over said field oxide areas; source/drain structures within said device areas of said semiconductor substrate associated with said gate structures; and said capacitor structure including: a bottom electrode formed by the central portion of a second polysilicon layer which electrically contacts said source/drain structures; a storage node having a tub shape formed by two outer portions of said second polysilicon layer having upper and lower surfaces wherein said outer portions extend outwardly and upwardly in opposite directions from said central portion and wherein the upper surfaces of said outer portions form a bottom to said tub shape and wherein vertical portions of a third polysilicon layer having a spacer shape and extending upwardly from the upper surfaces of the ends of said outer portions of said second polysilicon layer form sidewalls to said tub shape; a capacitor dielectric layer overlying the upper and lower surfaces of said storage node; and a top plate electrode overlying said capacitor dielectric layer on both the upper and lower surfaces of said storage node to complete said capacitor.