Patent US5393689A successfully refreshed from Google Patents.
US5393689A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Process for forming a static-random-access memory cell
Assignee: Motorola Solutions Inc
•
Filing: 1994-02-28
•
Granted: 1995-02-28
•
Expires: 2014-02-28
Abstract
Abstract An SRAM cell is formed such that pass channel-stop regions, which are adjacent to the pass transistors, have a higher doping concentration compared to the latch channel-stop regions that are adjacent to the latch transistors. In one embodiment, the pass channel-stop regions are formed using two channel-stop doping steps, whereas the latch channel-stop regions are formed during only one channel-stop doping step. The doping steps may be performed before or after field isolation is formed. The higher doping concentration causes the dopant from the pass channel-stop regions to extend laterally further from the edge of the field isolation compared to the latch channel-stop regions. The process can be adapted for use in almost any type of field isolation process.
Inventors
- 👤 James R. Pfiester
- 👤 James D. Hayden
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 16:13
CPC Classifications
H; H10; H10B; H10B10/00; H10D; H10D89/00; H10D89/10; Y; Y10; Y10S; Y10S257/00; Y10S257/903
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
236 words
A process for forming a static-random-access memory cell comprising the steps of: providing a semiconductor substrate having: a first conductivity type; a primary surface; and first, second, third, and fourth regions adjacent to the primary surface, wherein the first and third regions lie adjacent to each other and the second and fourth regions lie adjacent to each other; doping the first region with a first dopant to a first dose, wherein the first dopant has the first conductivity type; doping the second region with a second dopant to a second dose, wherein: the second dopant has the first conductivity type; and the first dose is heavier than the second dose; forming a field isolation region over the first and second regions and adjacent but not over the third and fourth regions; forming a gate dielectric layer over the third and fourth regions; forming first and second conductive members over the gate dielectric layer, wherein: the first conductive member overlies the third region and acts as a gate electrode for a pass transistor; and the second conductive member overlies the fourth region and acts as a gate electrode for a latch transistor; and forming fifth regions to form the pass and latch transistors, wherein: the fifth regions lie adjacent to the primary surface and sides of the first and second conductive members; the fifth regions have a second conductivity type that is opposite the first conductivity type.
Claim 2
Dependent Claim
236 words
A process for forming a static-random-access memory cell comprising the steps of: providing a semiconductor substrate having: a first conductivity type; a primary surface; and first, second, third, and fourth regions adjacent to the primary surface, wherein the first and third regions lie adjacent to each other and the second and fourth regions lie adjacent to each other; doping the first region with a first dopant to a first dose, wherein the first dopant has the first conductivity type; doping the second region with a second dopant to a second dose, wherein: the second dopant has the first conductivity type; and the first dose is heavier than the second dose; forming a field isolation region over the first and second regions and adjacent but not over the third and fourth regions; forming a gate dielectric layer over the third and fourth regions; forming first and second conductive members over the gate dielectric layer, wherein: the first conductive member overlies the third region and acts as a gate electrode for a pass transistor; and the second conductive member overlies the fourth region and acts as a gate electrode for a latch transistor; and forming fifth regions to form the pass and latch transistors, wherein: the fifth regions lie adjacent to the primary surface and sides of the first and second conductive members; the fifth regions have a second conductivity type that is opposite the first conductivity type.
Claim 3
Dependent Claim
33 words
The process of claim 1, further comprising a step of annealing the semiconductor substrate to drive the first dopant within the first region prior to the step of forming the field isolation region.
Claim 4
Dependent Claim
34 words
The process of claim 1 wherein the steps of doping the first and second regions are performed such that the first dose is in a range of 1.5-30 times higher than the second dose.
Claim 5
Dependent Claim
17 words
The process of claim 1, wherein the substrate, the first dopant, and the second dopant include boron.
Claim 6
Dependent Claim
39 words
The process of claim 1, wherein the steps of forming the first and second regions is performed by implanting ions into the substrate, wherein the ions are selected from a group consisting of boron ions and boron difluoride ions.
Claim 7
Dependent Claim
282 words
A process for forming a memory array including a plurality of static-random-access memory cells comprising the step of: providing a semiconductor substrate having: a first conductivity type; a primary surface; and first, second, third, and fourth regions adjacent to the primary surface, wherein the first and third regions are adjacent to one another and the second and fourth regions are adjacent to one another; doping the first regions with a first dopant to a first dose, wherein the first dopant has the first conductivity type; doping the second regions with a second dopant to a second dose, wherein: the second dopant has the first conductivity type; and the first dose is heavier than the second dose; forming at least one field isolation region, wherein the at least one field isolation overlies the first and second regions and adjacent but not over the third and fourth regions; forming a gate dielectric layer over the third and fourth regions; forming first and second conductive members over the gate dielectric layer, wherein: the first conductive member acts as gate electrodes for pass transistors and as a word line for the memory array; and each of the second conductive members act as a gate electrode for a latch transistor; forming fifth regions to form pass and latch transistors, wherein: the fifth regions lie adjacent to the primary surface and sides of the first and second conductive members; and the fifth regions have a second conductivity type that is opposite the first conductivity type; forming an insulating layer over the pass and latch transistors; and forming load components over the insulating layer, wherein the load components are selected from a group consisting of resistors, transistors, and diodes.
Claim 8
Dependent Claim
282 words
A process for forming a memory array including a plurality of static-random-access memory cells comprising the step of: providing a semiconductor substrate having: a first conductivity type; a primary surface; and first, second, third, and fourth regions adjacent to the primary surface, wherein the first and third regions are adjacent to one another and the second and fourth regions are adjacent to one another; doping the first regions with a first dopant to a first dose, wherein the first dopant has the first conductivity type; doping the second regions with a second dopant to a second dose, wherein: the second dopant has the first conductivity type; and the first dose is heavier than the second dose; forming at least one field isolation region, wherein the at least one field isolation overlies the first and second regions and adjacent but not over the third and fourth regions; forming a gate dielectric layer over the third and fourth regions; forming first and second conductive members over the gate dielectric layer, wherein: the first conductive member acts as gate electrodes for pass transistors and as a word line for the memory array; and each of the second conductive members act as a gate electrode for a latch transistor; forming fifth regions to form pass and latch transistors, wherein: the fifth regions lie adjacent to the primary surface and sides of the first and second conductive members; and the fifth regions have a second conductivity type that is opposite the first conductivity type; forming an insulating layer over the pass and latch transistors; and forming load components over the insulating layer, wherein the load components are selected from a group consisting of resistors, transistors, and diodes.
Claim 9
Dependent Claim
35 words
The process of claim 6, further comprising a step of annealing the substrate to drive the first dopant within the first regions prior to the step of forming the at least one field isolation region.
Claim 10
Dependent Claim
35 words
The process of claim 6, wherein the steps of doping the first and second doped regions are performed such that the first dose is in a range of 1.5-30 times higher than the second dose.
Claim 11
Dependent Claim
40 words
The process of claim 6, wherein the steps of forming the first and second doped regions is performed by implanting ions into the substrate, wherein the ions are selected from a group consisting of boron ions and boron difluoride ions.
Claim 12
Dependent Claim
16 words
The process of claim 6, wherein the substrate, first dopant, and the second dopant include boron.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-27 | 1998-08-29 | 1999-02-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-27 | 2002-08-29 | 2003-02-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-27 | 2006-08-29 | 2007-02-28 | $7700.00 | Window Closed / Lapsed |