Patent EP0973296A2 successfully refreshed from Google Patents.
Patent US5392004A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5392004A Expired / Lapsed US ⏱️ 0.0 years remaining

Combination amplifier/bias voltage generator

Assignee: US Philips Corp
•
Filing: 1993-11-01
•
Granted: 1995-02-21
•
Expires: 2013-11-01
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit for processing an AC signal includes a first stage having a first active element biased with a first bias voltage (V DD ) applied between its first main electrode and its second main electrode. A second bias voltage (V G ) is applied between its control electrode and its second main electrode. The control electrode also receives the AC signal. This active element is of the type in which, normally, no bias current passes through the control electrode. The second DC bias voltage is generated at the terminals of a resistor coupled to the control electrode and to the second main electrode by applying to the control electrode an AC signal at a level which will activate the rectifier properties of the active element between its control electrode and its second main electrode.

Inventors

  • 👤 Denis Masliah

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 12:18
CPC Classifications
H; H03; H03F; H03F1/00; H03F1/30; H03F1/306; H03F3/00; H03F3/189; H03F3/19; H03F3/193; H03F3/1935

Claims Analysis

Total Claims: 22
Claim 1
Independent Claim 151 words
A circuit for processing an AC signal comprising: a first stage including a first active element biased with a first bias voltage (V DD ) applied between its first main electrode and its second main electrode, and biased with a second bias voltage (V G ) applied between its control electrode and its second main electrode, said control electrode also receiving the AC signal, the first active element being of the type in which, when in operation, normally no bias current flows in the control electrode, wherein the second DC bias voltage is generated at the terminals of a resistor coupled to the control electrode and to the second main electrode of the first active element by applying to the control electrode an AC power signal at a level which is sufficient to activate the rectifier properties of the first active element between its control electrode and its second main electrode.
Claim 2
Dependent Claim 151 words
A circuit for processing an AC signal comprising: a first stage including a first active element biased with a first bias voltage (V DD ) applied between its first main electrode and its second main electrode, and biased with a second bias voltage (V G ) applied between its control electrode and its second main electrode, said control electrode also receiving the AC signal, the first active element being of the type in which, when in operation, normally no bias current flows in the control electrode, wherein the second DC bias voltage is generated at the terminals of a resistor coupled to the control electrode and to the second main electrode of the first active element by applying to the control electrode an AC power signal at a level which is sufficient to activate the rectifier properties of the first active element between its control electrode and its second main electrode.
Claim 3
Dependent Claim 38 words
A circuit as claimed in claim 1, wherein a generator of the AC power signal to be applied to the control electrode of the first active element is the generator itself of the AC signal to be processed.
Claim 4
Dependent Claim 31 words
A circuit as claimed in claim 1, wherein a generator of the AC power signal to be applied to the control electrode of the first active element comprises an auxiliary generator.
Claim 5
Dependent Claim 29 words
A circuit as claimed in claim 3, wherein the AC power signal has a frequency equal to or lower than that of the operating frequency of the AC signal.
Claim 6
Dependent Claim 34 words
A circuit as claimed in claim 4, which further comprises a filter for eliminating signals transmitted by the first stage of the circuit with frequencies other than the operating frequency of the AC signal.
Claim 7
Dependent Claim 49 words
A circuit as claimed in claim 1, wherein the first bias voltage supplied between the two main electrodes of the first active element is positive, and the generated second DC bias voltage is negative, the first main electrode being positive and the second main electrode being connected to ground.
Claim 8
Dependent Claim 50 words
A circuit as claimed in claim 1, wherein the first bias voltage applied between the two main electrodes is negative, and the generated second DC bias voltage is more negative than the first bias voltage, the first main electrode being connected to ground and the second main electrode being negative.
Claim 9
Dependent Claim 46 words
A circuit as claimed in claim 1, wherein the operating frequency of the AC signal is a very high frequency signal, and the first active element includes a power transistor and the first bias voltage is applied to the main electrodes via at least one inductor.
Claim 10
Dependent Claim 36 words
A circuit as claimed in claim 8, wherein the second DC bias voltage generated at the terminals of the resistor is tapped off for biasing a second active element in a second stage of the circuit.
Claim 11
Dependent Claim 29 words
A circuit as claimed in claim 2, wherein the AC power signal has a frequency equal to or lower than that of the operating frequency of the AC signal.
Claim 12
Dependent Claim 44 words
A circuit as claimed in claim 1, wherein said AC signal has an operating frequency and the circuit further comprises a filter for eliminating signals transmitted by the first stage of the circuit with frequencies other than the operating frequency of the AC signal.
Claim 13
Dependent Claim 49 words
A circuit as claimed in claim 11, wherein the first bias voltage supplied between the two main electrodes of the first active element is positive, and the generated second DC bias voltage is negative, the first main electrode being positive and the second main electrode being connected to ground.
Claim 14
Dependent Claim 50 words
A circuit as claimed in claim 11, wherein the first bias voltage applied between the two main electrodes is negative, and the generated second DC bias voltage is more negative than the first bias voltage, the first main electrode being connected to ground and the second main electrode being negative.
Claim 15
Dependent Claim 36 words
A circuit as claimed in claim 1, wherein the second DC bias voltage generated at the terminals of the resistor is tapped off for biasing a second active element in a second stage of the circuit.
Claim 16
Dependent Claim 50 words
A circuit as claimed in claim 11, wherein the operating frequency of the AC signal is a very high frequency signal, and the first active element includes a power transistor and the first bias voltage is applied to the main electrodes of the power transistor via a plurality of inductors.
Claim 17
Dependent Claim 135 words
A combination amplifier/bias voltage generator comprising: first and second DC supply voltage terminals, a transistor having first and second main electrodes coupled to said first and second DC supply voltage terminals, respectively, thereby to bias the transistor with a first DC bias voltage, said transistor being of a type in which, in normal operation, a bias current does not flow via its control electrode, an input terminal coupled to the transistor control electrode for supplying a high frequency AC signal thereto, an output terminal coupled to one main electrode of the transistor, and a resistor coupled to the control electrode and to the second main electrode of the transistor whereby an AC power signal at said input terminal of a level sufficient to saturate the transistor develops a second DC bias voltage across said resistor.
Claim 18
Dependent Claim 135 words
A combination amplifier/bias voltage generator comprising: first and second DC supply voltage terminals, a transistor having first and second main electrodes coupled to said first and second DC supply voltage terminals, respectively, thereby to bias the transistor with a first DC bias voltage, said transistor being of a type in which, in normal operation, a bias current does not flow via its control electrode, an input terminal coupled to the transistor control electrode for supplying a high frequency AC signal thereto, an output terminal coupled to one main electrode of the transistor, and a resistor coupled to the control electrode and to the second main electrode of the transistor whereby an AC power signal at said input terminal of a level sufficient to saturate the transistor develops a second DC bias voltage across said resistor.
Claim 19
Dependent Claim 45 words
The combination amplifier/bias voltage generator as claimed in claim 16 further comprising an auxiliary generator coupled to said input terminal for supplying said AC power signal thereto, the frequency of said AC power signal being lower than the frequency of said high frequency AC signal.
Claim 20
Dependent Claim 24 words
The combination amplifier/bias voltage generator as claimed in claim 16 wherein said high frequency AC signal also is operative as the AC power signal.
Claim 21
Dependent Claim 55 words
The combination amplifier/bias voltage generator as claimed in claim 16 wherein said first DC supply voltage terminal is positive relative to the second DC supply voltage terminal and the second DC bias voltage is negative, and means for supplying said second DC bias voltage to a further circuit to bias at least one transistor therein.
Claim 22
Dependent Claim 54 words
The combination amplifier/bias voltage generator as claimed in claim 16 further comprising at least one inductor coupled in series circuit with said transistor to said first and second DC supply voltage terminals, and wherein said transistor comprises a field effect transistor and said resistor is directly connected to the gate and source electrodes thereof.

References Cited (Backward Citations)

US4462004A Cited
EP0203895A2 Cited
US5041796A Cited
US5097224A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-02-20 1998-08-22 1999-02-21 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-02-20 2002-08-22 2003-02-21 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-02-20 2006-08-22 2007-02-21 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag