Patent US5388074A successfully refreshed from Google Patents.
US5388074A
Expired / Lapsed
US
⏱️ 0.0 years remaining
FIFO memory using single output register
Assignee: Philips Semiconductors Inc
•
Filing: 1992-12-17
•
Granted: 1995-02-07
•
Expires: 2012-12-17
Abstract
Abstract A FIFO memory circuit with improved read-access time includes an output register, which is connected to the data output terminal of the FIFO. The output register is clocked to provide the output of the FIFO with only the clock-to-output delay of the register. The FIFO memory circuit is formed with a series of latches, each of which latch has a data-input terminal connected in parallel to the data input terminal of the FIFO. Each latch has a tri-state output which is connected to an output terminal for the FIFO. Write-pointers select the next-available one of the FIFO locations to be read into. Read pointers select the next FIFO location to be read from. An input storage register is also provided to improve the input access time of the FIFO.
Inventors
- 👤 Karl C. Buckenmaier
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 09:21
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G06F5/12; G06F5/14; G06F2205/00; G06F2205/12; G06F2205/126
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
273 words
An improved first-in/first-out (FIFO) memory circuit, comprising: FIFO data-storage means for storing data information in a group of memory locations, said data-storage means having a first data-input terminal and a data output terminal wherein the FIFO data-storage means includes a series of latches, each latch having a second data-input terminal connected in parallel to said second data input terminals of the other latches, each of said latches having a tri-state data-output terminal connected to said data output terminal of the data-storage means, each of said latches having an input enable terminal for transferring input data from said second data input terminal to said tri-state data output terminal; write-pointer logic means coupled to said data storage means for selecting the next-available one of said memory locations into which the next available data is to be written; read-pointer logic means coupled to said data storage means for providing an address signal to a predetermined first-in memory location of the data-storage means to thereby provide the first-in data of the predetermined memory location at the data output terminal of the data-storage means; output storage means having a single input terminal connected to the output terminal of said data-storage means, said output storage means having an output terminal, said output storage means having a clock terminal for receiving a read clock signal for transferring the data state of the data location containing the first-in data provided from the data-storage means selected by the read-pointer logic means to the output terminal of said output storage means, wherein said output storage means includes a single register having an input terminal connected to the output terminal of said data-storage means.
Claim 2
Dependent Claim
273 words
An improved first-in/first-out (FIFO) memory circuit, comprising: FIFO data-storage means for storing data information in a group of memory locations, said data-storage means having a first data-input terminal and a data output terminal wherein the FIFO data-storage means includes a series of latches, each latch having a second data-input terminal connected in parallel to said second data input terminals of the other latches, each of said latches having a tri-state data-output terminal connected to said data output terminal of the data-storage means, each of said latches having an input enable terminal for transferring input data from said second data input terminal to said tri-state data output terminal; write-pointer logic means coupled to said data storage means for selecting the next-available one of said memory locations into which the next available data is to be written; read-pointer logic means coupled to said data storage means for providing an address signal to a predetermined first-in memory location of the data-storage means to thereby provide the first-in data of the predetermined memory location at the data output terminal of the data-storage means; output storage means having a single input terminal connected to the output terminal of said data-storage means, said output storage means having an output terminal, said output storage means having a clock terminal for receiving a read clock signal for transferring the data state of the data location containing the first-in data provided from the data-storage means selected by the read-pointer logic means to the output terminal of said output storage means, wherein said output storage means includes a single register having an input terminal connected to the output terminal of said data-storage means.
Claim 3
Dependent Claim
23 words
The FIFO memory circuit of claim 1 including status logic means for indicating the availability of storage locations within the FIFO data-storage means.
Claim 4
Dependent Claim
18 words
The FIFO memory circuit of claim 2 wherein the status logic means provides full and empty status flags.
Claim 5
Dependent Claim
37 words
The FIFO memory circuit of claim 1 wherein the write-pointer logic means includes a series of serially-connected shift registers having output terminals for providing respective pointer signals for each of said memory locations of the data-storage means.
Claim 6
Dependent Claim
38 words
The FIFO memory circuit of claim 1 wherein the read-pointer logic means includes a counter and decoding logic, the output terminal of which are for providing respective pointers for each of the memory locations of the data-storage means.
Claim 7
Dependent Claim
95 words
The FIFO memory circuit of claim 1 including input register means for storing input signals to said data-storage means, said input register means having an input terminal for receiving input data and said input register means having an output terminal coupled to the input terminal of said data-storage means, said input register means having a clock terminal for receiving a write clock signal for transferring said input data at the input terminal of the input register means to the output terminal of said input register means and to the input terminal of the data-storage means.
References Cited (Backward Citations)
US4222102A
Cited
US4616338A
Cited
US4733376A
Cited
JPS61136400A
Cited
US5305253A
Cited
US4823321A
Cited
US4899307A
Cited
US5198999A
Cited
US4888741A
Cited
US5122988A
Cited
US5274600A
Cited
US5272675A
Cited
US5228002A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-02-06 | 1998-08-08 | 1999-02-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-02-06 | 2002-08-08 | 2003-02-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-02-06 | 2006-08-08 | 2007-02-07 | $7700.00 | Window Closed / Lapsed |