US5384733A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor memory device
Assignee: Toshiba Corp
•
Filing: 1993-06-09
•
Granted: 1995-01-24
•
Expires: 2013-06-09
Abstract
Abstract A semiconductor memory device having a plurality of bits includes an input buffer for receiving external data, a first write circuit for inputting a first control signal, and an output of the input buffer, and outputting the result on a first data line. A second write circuit inputs a second control signal and the result from the first data line, and outputs another output on a second data line. In a data writing operation, the second control signal is used commonly for at least two bits. The first write circuit sets the first data line to a fixed potential state when the first control signal is effective. In response to the fixed potential status on the first data line, the second write circuit sets the second data line to a potential state in which the second control signal is disregarded. A write per bit mode operation is controlled by controlling the second write circuit through a first data line. A control signal for controlling the write circuits can be used commonly for a plurality of bits, so that the number of control signals for controlling the write circuits can be reduced and thereby a pattern area required for wiring can be reduced.
Inventors
- 👤 Atsushi Sueoka
- 👤 Hiroyuki Koinuma
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 12:50
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/10; G11C7/1078; G11C7/1006
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
252 words
A semiconductor memory device having a plurality of bits comprising: an input buffer for receiving an external data and providing a first output signal; a first and second data line; a first write circuit for inputting a first control signal, an operation signal and the first output signal from the input buffer, the first write circuit outputting a second output signal on the first data line; and a second write circuit for inputting a second control signal and the second output signal from the first data line, the second write circuit outputting a third output signal on the second data line, the operation signal being a non-common signal for all bits, and the second control signal being a common signal for at least two bits; wherein during a data writing operation and for bits where the operation signal is in an non-enable state, the first write circuit transfers data from the input buffer to the first data line when the first control signal becomes enabled, and the second write circuit transfers data from the first data line to the second data line when the second control signal becomes enabled; and for bits where the operation signal is in an enabling state, the first write circuit sets the first data line to a fixed data state independent of data outputted from the input buffer when the first control signal becomes enabled, and in response to the fixed state of the first data line, the second write circuit goes into a predetermined output state.
Claim 2
Dependent Claim
252 words
A semiconductor memory device having a plurality of bits comprising: an input buffer for receiving an external data and providing a first output signal; a first and second data line; a first write circuit for inputting a first control signal, an operation signal and the first output signal from the input buffer, the first write circuit outputting a second output signal on the first data line; and a second write circuit for inputting a second control signal and the second output signal from the first data line, the second write circuit outputting a third output signal on the second data line, the operation signal being a non-common signal for all bits, and the second control signal being a common signal for at least two bits; wherein during a data writing operation and for bits where the operation signal is in an non-enable state, the first write circuit transfers data from the input buffer to the first data line when the first control signal becomes enabled, and the second write circuit transfers data from the first data line to the second data line when the second control signal becomes enabled; and for bits where the operation signal is in an enabling state, the first write circuit sets the first data line to a fixed data state independent of data outputted from the input buffer when the first control signal becomes enabled, and in response to the fixed state of the first data line, the second write circuit goes into a predetermined output state.
Claim 3
Dependent Claim
44 words
The semiconductor memory device of claim 1, wherein the first and second data lines each comprises two data lines, respectively, data are transmitted through the two data lines complementarily, and the first and second data lines are used for data reading and writing operations.
Claim 4
Dependent Claim
27 words
The semiconductor memory device of claim 2, wherein a polarity of the operation signal is determined from data received by the input buffer during the writing operation.
Claim 5
Dependent Claim
16 words
The semiconductor memory device of claim 1, wherein the operation signal is an irregular operation signal.
Claim 6
Dependent Claim
60 words
The semiconductor memory device of claim 2, wherein the two data lines of the first data line are at the same polarity and potential level during the fixed state of the first data line and the second write circuit sets the second data line to a high impedance state in response to the fixed state of the first data line.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-23 | 1998-07-25 | 1999-01-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-23 | 2002-07-25 | 2003-01-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-23 | 2006-07-25 | 2007-01-24 | $7700.00 | Window Closed / Lapsed |