Patent US5384483A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5384483A Expired / Lapsed US ⏱️ 0.0 years remaining

Planarizing glass layer spaced from via holes

Assignee: STMicroelectronics lnc USA
•
Filing: 1992-02-28
•
Granted: 1995-01-24
•
Expires: 2012-02-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for forming contact vias in a integrated circuit which do not have planarizing material nearby. After a first insulating layer is deposited over the integrated circuit, a planarizing layer is deposited over the first insulating layer. The planarizing layer is etched back and portions of the planarizing layer may remain in the lower topographical regions of the first insulating layer to planarize the surface of the integrated circuit. A first masking layer is then formed over the surface of the integrated circuit. The openings created in the first masking layer have a size which is greater than the size of the contact vias to be formed. The first insulating layer is partially etched into so that portions of the planarizing layer near the locations of the contact vias are removed. The first masking layer is then removed, and a second insulating layer is deposited over the integrated circuit. A second masking layer having openings which define the locations of the contact vias to be created is then formed over the second insulating layer. The size of the openings in the second masking layer are smaller than the size of the openings in the first masking layer. The contact vias are then formed through the first and second insulating layers.

Inventors

  • 👤 Kuei-Wu Huang

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 05:31
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/071; H10W20/081

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 195 words
A structure in an integrated circuit, comprising: a conductive element on an underlying region in the integrated circuit; a first insulating layer overlying the underlying region and the conductive element, wherein the first insulating layer has an upper surface, and has higher and lower topographical regions therein; a layer of planarizing material which fills in the lower topographical regions of the first insulating layer, such layer having a planar upper surface, wherein the planarizing material layer upper surface is higher than the first insulating layer upper surface over the conductive element; an opening through the planarizing material layer, and partway through the first insulating layer, over the conductive element; a second insulating layer overlying the layer of planarizing material, and overlying the first insulating layer in the opening; wherein said first and second insulating layers each has a different composition than said planarizing layer; and a second opening through the first and second insulating layers exposing a portion of the conductive element, wherein the second opening is smaller than, and located within, the first opening, and wherein the planarizing material is separated from the second opening by portions of the first and second insulating layers.
Claim 2
Dependent Claim 195 words
A structure in an integrated circuit, comprising: a conductive element on an underlying region in the integrated circuit; a first insulating layer overlying the underlying region and the conductive element, wherein the first insulating layer has an upper surface, and has higher and lower topographical regions therein; a layer of planarizing material which fills in the lower topographical regions of the first insulating layer, such layer having a planar upper surface, wherein the planarizing material layer upper surface is higher than the first insulating layer upper surface over the conductive element; an opening through the planarizing material layer, and partway through the first insulating layer, over the conductive element; a second insulating layer overlying the layer of planarizing material, and overlying the first insulating layer in the opening; wherein said first and second insulating layers each has a different composition than said planarizing layer; and a second opening through the first and second insulating layers exposing a portion of the conductive element, wherein the second opening is smaller than, and located within, the first opening, and wherein the planarizing material is separated from the second opening by portions of the first and second insulating layers.
Claim 3
Dependent Claim 13 words
The structure of claim 1, wherein said underlying region comprises a semiconductor substrate.
Claim 4
Dependent Claim 12 words
The structure of claim 1, wherein said conductive element comprises metal interconnect.
Claim 5
Dependent Claim 13 words
The structure of claim 1, wherein said conductive element comprises polycrystalline silicon interconnect.
Claim 6
Dependent Claim 15 words
The structure of claim 1, wherein said first insulating layer comprises a layer of oxide.
Claim 7
Dependent Claim 14 words
The structure of claim 1, wherein said layer of planarizing comprises spin on glass.
Claim 8
Dependent Claim 15 words
The structure of claim 1, wherein said second insulating layer comprises a layer of oxide.
Claim 9
Dependent Claim 34 words
The structure of claim 1, further comprising a conductive layer overlying portions of said second insulating layer and extending into said second opening, wherein the conductive layer makes electrical contact with said conductive element.
Claim 10
Dependent Claim 26 words
The structure of claim 1, wherein the enlarged, etched out region is centered over the one of the conductive elements which is exposed through the opening.
Claim 11
Dependent Claim 16 words
The structure of claim 9, wherein the opening is centered within the enlarged, etched out, region.

References Cited (Backward Citations)

US3383568A Cited
US4123565A Cited
US4489481A Cited
BE901350A Cited
US4675984A Cited
EP0388862A2 Cited
EP0488546A1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-01-23 1998-07-25 1999-01-24 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-01-23 2002-07-25 2003-01-24 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-01-23 2006-07-25 2007-01-24 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag