US5382838A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital driver with class AB output stage
Assignee: Nortel Networks Ltd
•
Filing: 1993-03-18
•
Granted: 1995-01-17
•
Expires: 2013-03-18
Abstract
Abstract A low power (10 mW), high-speed (50 Mb/s) digital driver is formed from three analogue components: level shifter to limit the output swing, waveshaper to limit the slew-rate of the output transition, and a Class AB output stage to buffer the signal. The components afford flexibility to meet the demands of different applications. The driver can be limited to 1V swing for terminated applications such as for backplanes, or it can be limited to 1V swing for unterminated applications such as intraboard (PCB) communication.
Inventors
- 👤 Lawrence H. Sasaki
- 👤 Anthony K. D. Brown
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 17:08
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/30; H03F3/3001; H03K; H03K5/00; H03K5/01; H03K5/02; H03K5/023
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
153 words
A digital driver circuit comprising: an input for receiving an input signal; an output for providing an output signal; first and second supply potential terminals; an input stage connected to the input for level shifting the input signal value to a predetermined value; a transconductance operational amplifier having a slew-rate limited output for shaping the level shifted signal; a Class AB amplifier output stage for buffering the shaped, level-shifted signal; the input stage includes a resistor chain connected between first and second supply potential terminals and selector means having first and second taps along the resistor chain for providing two predetermined values for level shifting in dependence upon the input signal; and the selector means includes a CMOS inverter connected to the input for receiving the input signal and first and second NMOS switches connected to the first and second taps, respectively and the CMOS inverter input and output, respectively for control thereof.
Claim 2
Dependent Claim
153 words
A digital driver circuit comprising: an input for receiving an input signal; an output for providing an output signal; first and second supply potential terminals; an input stage connected to the input for level shifting the input signal value to a predetermined value; a transconductance operational amplifier having a slew-rate limited output for shaping the level shifted signal; a Class AB amplifier output stage for buffering the shaped, level-shifted signal; the input stage includes a resistor chain connected between first and second supply potential terminals and selector means having first and second taps along the resistor chain for providing two predetermined values for level shifting in dependence upon the input signal; and the selector means includes a CMOS inverter connected to the input for receiving the input signal and first and second NMOS switches connected to the first and second taps, respectively and the CMOS inverter input and output, respectively for control thereof.
Claim 3
Dependent Claim
13 words
A circuit as claimed in claim 1 wherein the output stage is BiCMOS.
Claim 4
Dependent Claim
19 words
A circuit as claimed in claim 2 wherein the output stage includes a Darlington pull-up and a pseudo-Darlington pull-down.
Claim 5
Dependent Claim
35 words
A circuit as claimed in claim 3 wherein the pseudo-Darlington pull-down includes a PMOS FET having its source connected to the second supply potential terminal via an NMOS FET for providing a first quiescent current.
Claim 6
Dependent Claim
35 words
A circuit as claimed in claim 4 wherein the source of the PMOS FET is connected directly to the second supply potential terminal for providing a second quiescent current higher than the first quiescent current.
Claim 7
Dependent Claim
35 words
A circuit as claimed in claim 5 wherein the source of the PMOS FET is connected directly to the second supply potential terminal for providing a second quiescent current higher than the first quiescent current.
Claim 8
Dependent Claim
19 words
A circuit as claimed in claim 2 wherein the output stage includes a pseudo-Darlington pull-up and a pseudo-Darlington pull-down.
Claim 9
Dependent Claim
35 words
A circuit as claimed in claim 7 wherein the pseudo-Darlington pull-down includes a PMOS FET having its source connected to the second supply potential terminal via an NMOS FET for providing a first quiescent current.
References Cited (Backward Citations)
US4121203A
Cited
US4191898A
Cited
US4571506A
Cited
US4587491A
Cited
US5028824A
Cited
US5070255A
Cited
US5214316A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1998-01-16 | 1998-07-18 | 1999-01-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2002-01-16 | 2002-07-18 | 2003-01-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2006-01-16 | 2006-07-18 | 2007-01-17 | $7700.00 | Window Closed / Lapsed |