Patent US5382832A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5382832A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device and wafer structure having a planar buried interconnect by wafer bonding

Assignee: GlobalFoundries Inc
•
Filing: 1993-10-04
•
Granted: 1995-01-17
•
Expires: 2013-10-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A wafer structure suitable for the formation of semiconductor devices thereon and having a buried interconnect structure for interconnection of desired ones of the semiconductor devices according to a predetermined interconnection pattern and a method of making the same is disclosed. The wafer structure comprises a primary substrate having a first thickness appropriate for the formation of the desired semiconductor devices. The primary substrate further comprises a) conductive interconnection pads of a second thickness formed on a bottom surface of the primary substrate according to the predetermined interconnection pattern, b) first isolation pads of a third thickness formed on the bottom surface of the primary substrate between the conductive interconnection pads, and c) interconnection pad caps of a fourth thickness formed upon the surface of the interconnection pads opposite from the primary substrate, wherein the interconnection pad caps comprise a material suitable for wafer bonding, and further wherein the total thickness of the second thickness and the fourth thickness equals the third thickness. The structure further comprises a secondary substrate having an oxide layer thereon bonded to the interconnection pad caps and the first isolation pads of the primary wafer.

Inventors

  • 👤 Taqi N. Buti
  • 👤 Louis L. Hsu
  • 👤 Rajiv V. Joshi
  • 👤 Joseph F. Shepard

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 19:18
CPC Classifications
H; H10; H10W; H10W90/00; H10P; H10P90/00; H10P90/19; H10P90/1904; H10P90/1906; H10W10/00; H10W10/01; H10W10/061; H10W10/10; H10W10/181; H10W20/00; H10W20/01; H10W20/021; H10P90/1914; H10W10/011; H10W10/014; H10W10/17; Y; Y10; Y10S; Y10S148/00; Y10S148/012; Y10S148/135; Y10S438/00; Y10S438/977

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 202 words
A wafer structure suitable for the formation of semiconductor devices thereon and having a buried local planar interconnect structure for interconnection of desired semiconductor devices according to an interconnection pattern, said structure comprising: a) a primary substrate having a first thickness; b) conductive interconnection pads of a second thickness formed on a bottom surface of said primary substrate according to the interconnection pattern, wherein said conductive interconnection pads comprise refractory metal silicide, said refractory metal silicide comprising silicon rich tungsten silicide; c) first isolation pads of a third thickness formed on the bottom surface of said primary substrate between said conductive interconnection pads; d) interconnection pad caps of a fourth thickness formed upon the surface of said interconnection pads opposite from said primary substrate, wherein the total thickness of the second thickness and the fourth thickness equals the third thickness; e) a secondary substrate wafer bonded to said interconnection pad caps and said first isolation pads; f) second isolation pads formed in the primary substrate according to the interconnection pattern; and g) semiconductor devices formed in the primary substrate between corresponding second isolation pads according to the interconnection pattern, whereby said conductive material provides a local planar interconnect between desired semiconductor devices.
Claim 2
Dependent Claim 202 words
A wafer structure suitable for the formation of semiconductor devices thereon and having a buried local planar interconnect structure for interconnection of desired semiconductor devices according to an interconnection pattern, said structure comprising: a) a primary substrate having a first thickness; b) conductive interconnection pads of a second thickness formed on a bottom surface of said primary substrate according to the interconnection pattern, wherein said conductive interconnection pads comprise refractory metal silicide, said refractory metal silicide comprising silicon rich tungsten silicide; c) first isolation pads of a third thickness formed on the bottom surface of said primary substrate between said conductive interconnection pads; d) interconnection pad caps of a fourth thickness formed upon the surface of said interconnection pads opposite from said primary substrate, wherein the total thickness of the second thickness and the fourth thickness equals the third thickness; e) a secondary substrate wafer bonded to said interconnection pad caps and said first isolation pads; f) second isolation pads formed in the primary substrate according to the interconnection pattern; and g) semiconductor devices formed in the primary substrate between corresponding second isolation pads according to the interconnection pattern, whereby said conductive material provides a local planar interconnect between desired semiconductor devices.
Claim 3
Dependent Claim 13 words
The wafer structure of claim 1, wherein said interconnection pad caps comprise polysilicon.
Claim 4
Dependent Claim 13 words
The wafer structure of claim 1, wherein said interconnection pad caps comprise oxide.

References Cited (Backward Citations)

US3649886A Cited
US4374392A Cited
US4983251A Cited
US4948748A Cited
US4829018A Cited
US5059547A Cited
US4897362A Cited
US5036021A Cited
US4985745A Cited
EP0371861A2 Cited
US5168078A Cited
US5010386A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1998-01-16 1998-07-18 1999-01-17 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2002-01-16 2002-07-18 2003-01-17 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2006-01-16 2006-07-18 2007-01-17 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag