Patent US5374573A successfully refreshed from Google Patents.
US5374573A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of forming a self-aligned thin film transistor
Assignee: Motorola Solutions Inc
•
Filing: 1994-02-23
•
Granted: 1994-12-20
•
Expires: 2014-02-23
Abstract
Abstract A thin film transistor with self-aligned source and drain regions is fabricated, in one embodiment, by forming an opening (124) in a dielectric layer (118) which overlies a substrate (116). A semiconductive sidewall spacer (130) is formed around the perimeter (126) of the opening (124) and adjacent to the sidewall (128) of the opening (124). A first electrode region (120) is electrically coupled to a first portion of the semiconductive sidewall spacer (130) at a first location along the perimeter (126) of the opening (124) which lies only in the second lateral half of the opening (124). A second electrode region (122) is electrically coupled to a second portion of the semiconductive sidewall spacer (130) at a second location along the perimeter (126) of the opening (124) which lies only in the first lateral half of the opening (124). A dielectric layer (132) is formed adjacent to the semiconductive sidewall spacer (130). A control electrode (134) is formed adjacent to the dielectric layer (132).
Inventors
- 👤 Kent J. Cooper
- 👤 Scott S. Roth
- 👤 James D. Hayden
- 👤 Howard C. Kirsch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 02:03
CPC Classifications
H; H10; H10B; H10B10/00; H10B10/12; H10B10/125; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/0321; H10D30/60; H10D30/67; H10D30/6729; H10D30/674; H10D30/6757
Claims Analysis
Total Claims: 53
Claim 1
Independent Claim
118 words
A method of forming a semiconductor device comprising the steps of: providing a substrate; forming a feature on the substrate, the feature having a sidewall; depositing a layer of semiconductive material overlying the feature; etching the layer of semiconductive material to form a semiconductive sidewall spacer adjacent the sidewall, wherein the semiconductive sidewall spacer is characterized as an annular region, and the semiconductive sidewall spacer forms a channel region for the semiconductor device; forming a first electrode region and a second electrode region, wherein the first and the second electrode regions are self-aligned to the channel region; forming a gate dielectric layer adjacent to the channel region; and forming a control electrode adjacent to the gate dielectric layer.
Claim 2
Independent Claim
118 words
A method of forming a semiconductor device comprising the steps of: providing a substrate; forming a feature on the substrate, the feature having a sidewall; depositing a layer of semiconductive material overlying the feature; etching the layer of semiconductive material to form a semiconductive sidewall spacer adjacent the sidewall, wherein the semiconductive sidewall spacer is characterized as an annular region, and the semiconductive sidewall spacer forms a channel region for the semiconductor device; forming a first electrode region and a second electrode region, wherein the first and the second electrode regions are self-aligned to the channel region; forming a gate dielectric layer adjacent to the channel region; and forming a control electrode adjacent to the gate dielectric layer.
Claim 3
Dependent Claim
25 words
The method of claim 1, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises polysilicon.
Claim 4
Dependent Claim
27 words
The method of claim 1, further comprising the step of: forming a transistor having a gate, wherein said control electrode and said gate are of continuous polysilicon.
Claim 5
Independent Claim
196 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a feature overlying the substrate wherein the feature is divided into a first lateral half and a second lateral half, the feature having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the feature wherein the semiconductive sidewall spacer is formed around the entire perimeter of the feature, and the semiconductive sidewall spacer forms a channel region for the semiconductor device; forming a first electrode region wherein the first electrode region is electrically coupled to a first portion of the semiconductive sidewall spacer at a first location along the perimeter which lies only within the second lateral half of the feature, and is self-aligned to the channel region; forming a second electrode region wherein the second electrode region is electrically coupled to a second portion of the semiconductive sidewall spacer at a second location along the perimeter which lies only within the first lateral half of the feature, and is self-aligned to the channel region; forming a gate dielectric layer adjacent to the channel region; and forming a control electrode adjacent the gate dielectric layer.
Claim 6
Independent Claim
196 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a feature overlying the substrate wherein the feature is divided into a first lateral half and a second lateral half, the feature having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the feature wherein the semiconductive sidewall spacer is formed around the entire perimeter of the feature, and the semiconductive sidewall spacer forms a channel region for the semiconductor device; forming a first electrode region wherein the first electrode region is electrically coupled to a first portion of the semiconductive sidewall spacer at a first location along the perimeter which lies only within the second lateral half of the feature, and is self-aligned to the channel region; forming a second electrode region wherein the second electrode region is electrically coupled to a second portion of the semiconductive sidewall spacer at a second location along the perimeter which lies only within the first lateral half of the feature, and is self-aligned to the channel region; forming a gate dielectric layer adjacent to the channel region; and forming a control electrode adjacent the gate dielectric layer.
Claim 7
Dependent Claim
27 words
The method of claim 4, wherein the step of forming the semiconductive sidewall spacer comprises a step of depositing a layer of semiconductive material overlying the feature.
Claim 8
Independent Claim
114 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first electrode region and a second electrode region overlying the substrate; forming a first patterned dielectric layer overlying the substrate, wherein the first patterned dielectric layer extends above the first and second electrode regions, the first patterned dielectric layer having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the first patterned dielectric layer, wherein the semiconductive sidewall spacer is electrically coupled to the first and the second electrode regions; forming a second dielectric layer adjacent to the semiconductive sidewall spacer; and forming a control electrode adjacent to the second dielectric layer.
Claim 9
Independent Claim
114 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first electrode region and a second electrode region overlying the substrate; forming a first patterned dielectric layer overlying the substrate, wherein the first patterned dielectric layer extends above the first and second electrode regions, the first patterned dielectric layer having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the first patterned dielectric layer, wherein the semiconductive sidewall spacer is electrically coupled to the first and the second electrode regions; forming a second dielectric layer adjacent to the semiconductive sidewall spacer; and forming a control electrode adjacent to the second dielectric layer.
Claim 10
Dependent Claim
30 words
The method of claim 6, wherein the step of forming the semiconductive sidewall spacer comprises a step of depositing a layer of semiconductive material overlying the first patterned dielectric layer.
Claim 11
Dependent Claim
39 words
The method of claim 6 further comprising the step of: forming a third dielectric layer wherein the third dielectric layer overlies the substrate and underlies the first electrode region, the second electrode region, and the first patterned dielectric layer.
Claim 12
Dependent Claim
59 words
The method of claim 8 further comprising the steps of: forming a third electrode region underlying the first patterned dielectric layer and the third dielectric layer; and forming a first opening extending through the first patterned dielectric layer and the third dielectric layer wherein the control electrode is electrically coupled to the third electrode region through the first opening.
Claim 13
Dependent Claim
58 words
The method of claim 9 further comprising the steps of: forming a fourth electrode region underlying the second electrode region and the third dielectric layer; and forming a second opening extending through the third dielectric layer; and forming a patterned conductive region electrically coupling the second electrode region and the underlying fourth electrode region through the second opening.
Claim 14
Independent Claim
182 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first electrode region overlying the substrate; forming a first dielectric layer overlying the first electrode region; forming a second electrode region overlying the first dielectric layer; forming an opening in the first dielectric layer wherein the opening is divided into a first lateral half and a second lateral half wherein the first electrode region is intersected in only the second lateral half of the opening, and the second electrode region is intersected in only the first lateral half of the opening, the opening having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the opening, the semiconductive sidewall spacer being electrically coupled to the first electrode region in only the second lateral half of the opening, and the semiconductive sidewall spacer being electrically coupled to the second electrode region in only the first lateral half of the opening; forming a second dielectric layer adjacent to the semiconductive sidewall spacer; and forming a control electrode adjacent to the second dielectric layer.
Claim 15
Independent Claim
182 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first electrode region overlying the substrate; forming a first dielectric layer overlying the first electrode region; forming a second electrode region overlying the first dielectric layer; forming an opening in the first dielectric layer wherein the opening is divided into a first lateral half and a second lateral half wherein the first electrode region is intersected in only the second lateral half of the opening, and the second electrode region is intersected in only the first lateral half of the opening, the opening having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the opening, the semiconductive sidewall spacer being electrically coupled to the first electrode region in only the second lateral half of the opening, and the semiconductive sidewall spacer being electrically coupled to the second electrode region in only the first lateral half of the opening; forming a second dielectric layer adjacent to the semiconductive sidewall spacer; and forming a control electrode adjacent to the second dielectric layer.
Claim 16
Dependent Claim
27 words
The method of claim 11, wherein the step of forming the semiconductive sidewall spacer comprises the step of depositing a layer of semiconductive material within the opening.
Claim 17
Dependent Claim
24 words
The method of claim 11 further comprising the step of: forming a third dielectric layer overlying the substrate and underlying the first electrode region.
Claim 18
Independent Claim
125 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first electrode region and a second electrode region overlying the substrate; forming a first dielectric layer overlying the first and the second electrode regions; forming an opening in the first dielectric layer wherein the opening intersects a portion of the first electrode region and a portion of the second electrode region, the opening having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the opening, wherein the semiconductive sidewall spacer is electrically coupled to the first and the second electrode regions; forming a second dielectric layer adjacent to the semiconductive sidewall spacer; and forming a control electrode adjacent to the second dielectric layer.
Claim 19
Independent Claim
125 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first electrode region and a second electrode region overlying the substrate; forming a first dielectric layer overlying the first and the second electrode regions; forming an opening in the first dielectric layer wherein the opening intersects a portion of the first electrode region and a portion of the second electrode region, the opening having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the opening, wherein the semiconductive sidewall spacer is electrically coupled to the first and the second electrode regions; forming a second dielectric layer adjacent to the semiconductive sidewall spacer; and forming a control electrode adjacent to the second dielectric layer.
Claim 20
Dependent Claim
27 words
The method of claim 14, wherein the step of forming the semiconductive sidewall spacer comprises the step of depositing a layer of semiconductive material within the opening.
Claim 21
Dependent Claim
29 words
The method of claim 14 further comprising the step of: forming a third dielectric layer overlying the substrate and underlying the first electrode region and the second electrode region.
Claim 22
Independent Claim
132 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first dielectric layer overlying the substrate; forming a first electrode region and a second electrode region overlying the first dielectric layer; forming an opening in the first dielectric layer wherein the opening intersects a portion of the first electrode region and a portion of the second electrode region, the opening having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the opening, wherein the semiconductive sidewall spacer forms a channel region for the semiconductor device, and the first and the second electrode regions are self-aligned to the channel region; forming a second dielectric layer adjacent to the channel region; and forming a control electrode adjacent to the second dielectric layer.
Claim 23
Independent Claim
132 words
A method for forming a semiconductor device comprising the steps of: providing a substrate; forming a first dielectric layer overlying the substrate; forming a first electrode region and a second electrode region overlying the first dielectric layer; forming an opening in the first dielectric layer wherein the opening intersects a portion of the first electrode region and a portion of the second electrode region, the opening having a perimeter and a sidewall; forming a semiconductive sidewall spacer adjacent to the sidewall of the opening, wherein the semiconductive sidewall spacer forms a channel region for the semiconductor device, and the first and the second electrode regions are self-aligned to the channel region; forming a second dielectric layer adjacent to the channel region; and forming a control electrode adjacent to the second dielectric layer.
Claim 24
Dependent Claim
27 words
The method of claim 17 wherein the step of forming the semiconductive sidewall spacer comprises the step of depositing a layer of semiconductive material within the opening.
Claim 25
Dependent Claim
22 words
The method of claim 1, wherein the step of depositing the layer of semiconductive material comprises depositing a layer comprising amorphous silicon.
Claim 26
Dependent Claim
22 words
The method of claim 1, wherein the step of forming the first electrode region comprises the step of: depositing a polysilicon layer.
Claim 27
Dependent Claim
22 words
The method of claim 1, wherein the step of forming the second electrode region comprises the step of: depositing a polysilicon layer.
Claim 28
Dependent Claim
25 words
The method of claim 5, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises polysilicon.
Claim 29
Dependent Claim
25 words
The method of claim 5, wherein the step of forming the semiconductive sidewall spacer further comprises the step of: etching the layer of semiconductive material.
Claim 30
Dependent Claim
26 words
The method of claim 5, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises amorphous silicon.
Claim 31
Dependent Claim
26 words
The method of claim 4, wherein the step of forming the first electrode region comprises the step of: depositing a layer of material which comprises polysilicon.
Claim 32
Dependent Claim
33 words
The method of claim 6, wherein the step of forming the first patterned dielectric layer is further characterized as forming the first patterned dielectric layer to overlie the first and second electrode regions.
Claim 33
Dependent Claim
25 words
The method of claim 7, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises polysilicon.
Claim 34
Dependent Claim
25 words
The method of claim 7, wherein the step of forming the semiconductive sidewall spacer further comprises the step of: etching the layer of semiconductive material.
Claim 35
Dependent Claim
26 words
The method of claim 7, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises amorphous silicon.
Claim 36
Dependent Claim
28 words
The method of claim 6, wherein the step of forming the first and second electrode regions comprises the step of: depositing a layer of material which comprises polysilicon.
Claim 37
Dependent Claim
33 words
The method of claim 6, wherein the step of forming the semiconductive sidewall spacer is further characterized as forming the semiconductive sidewall spacer around the entire perimeter of the first patterned dielectric layer.
Claim 38
Dependent Claim
25 words
The method of claim 12, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises polysilicon.
Claim 39
Dependent Claim
25 words
The method of claim 12, wherein the step of forming the semiconductive sidewall spacer further comprises the step of: etching the layer of semiconductive material.
Claim 40
Dependent Claim
26 words
The method of claim 12, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises amorphous silicon.
Claim 41
Dependent Claim
26 words
The method of claim 11, wherein the step of forming the first electrode region comprises the step of: depositing a layer of material which comprises polysilicon.
Claim 42
Dependent Claim
26 words
The method of claim 11, wherein the step of forming the control electrode is further characterized as forming the control electrode to substantially fill the opening.
Claim 43
Dependent Claim
25 words
The method of claim 15, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises polysilicon.
Claim 44
Dependent Claim
25 words
The method of claim 15, wherein the step of forming the semiconductive sidewall spacer further comprises the step of: etching the layer of semiconductive material.
Claim 45
Dependent Claim
26 words
The method of claim 15, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises amorphous silicon.
Claim 46
Dependent Claim
28 words
The method of claim 14, wherein the step of forming the first and second electrode regions comprises the step of: depositing a layer of material which comprises polysilicon.
Claim 47
Dependent Claim
26 words
The method of claim 14, wherein the step of forming the control electrode is further characterized as forming the control electrode to substantially fill the opening.
Claim 48
Dependent Claim
25 words
The method of claim 18, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises polysilicon.
Claim 49
Dependent Claim
25 words
The method of claim 18, wherein the step of forming the semiconductive sidewall spacer further comprises the step of: etching the layer of semiconductive material.
Claim 50
Dependent Claim
26 words
The method of claim 18, wherein the step of depositing the layer of semiconductive material is further characterized as depositing a layer which comprises amorphous silicon.
Claim 51
Dependent Claim
28 words
The method of claim 17, wherein the step of forming the first and second electrode regions comprises the step of: depositing a layer of material which comprises polysilicon.
Claim 52
Dependent Claim
26 words
The method of claim 17, wherein the step of forming the control electrode is further characterized as forming the control electrode to substantially fill the opening.
Claim 53
Dependent Claim
26 words
The method of claim 17, wherein the step of forming the opening in the first dielectric layer comprises the step of: etching the first dielectric layer.
References Cited (Backward Citations)
US4984030A
Cited
US4554572A
Cited
JPS63102355A
Cited
US4914628A
Cited
US4845537A
Cited
EP0295643A2
Cited
US5096845A
Cited
US4918510A
Cited
US5115289A
Cited
US5225701A
Cited
US5177027A
Cited
US5140388A
Cited
US5219772A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-12-19 | 1998-06-20 | 1998-12-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-12-19 | 2002-06-20 | 2002-12-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-12-19 | 2006-06-20 | 2006-12-20 | $7700.00 | Window Closed / Lapsed |