Patent US5367653A successfully refreshed from Google Patents.
US5367653A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Reconfigurable multi-way associative cache memory
Assignee: International Business Machines Corp
•
Filing: 1991-12-26
•
Granted: 1994-11-22
•
Expires: 2011-12-26
Abstract
Abstract A reconfigurable set associative cache memory can be reconfigured from 2 x way to 2 y way set associative cache memory by effectively merging a predetermined number of least significant bits of the tag field of the main memory address with the line field of the main memory address. The effective merging is provided by logically merging least significant bits of the tag field with a reconfiguration designation. As a result, Y-X+1 different configurations of cache memory can be obtained using the Y-X least significant bits of the tag field merged with the cache memory address.
Inventors
- 👤 William E. Coyle
- 👤 David W. Nuechterlein
- 👤 Kim E. O'Donnell
- 👤 Thomas A. Sartorius
- 👤 Kenneth D. Schultz
- 👤 Emmy M. Wolters
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 15:19
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0864; G06F2212/00; G06F2212/60; G06F2212/601
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
212 words
A reconfigurable cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, comprising: a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured; a tag element select logic circuit which selectively enables and disables writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; a plurality of tag comparators, each of which receives a corresponding one of the plurality of tag elements and the multibit tag field, each tag comparator asserting a corresponding tag hit signal when its received tag element matches the multibit tag field; a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size; and multiplexing means, which receives the plurality of data elements and the plurality of corresponding tag hit signals, for enabling access to a selected one of the plurality of data elements.
Claim 2
Dependent Claim
212 words
A reconfigurable cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, comprising: a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured; a tag element select logic circuit which selectively enables and disables writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; a plurality of tag comparators, each of which receives a corresponding one of the plurality of tag elements and the multibit tag field, each tag comparator asserting a corresponding tag hit signal when its received tag element matches the multibit tag field; a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size; and multiplexing means, which receives the plurality of data elements and the plurality of corresponding tag hit signals, for enabling access to a selected one of the plurality of data elements.
Claim 3
Dependent Claim
107 words
A reconfigurable cache memory system according to claim 1 wherein said tag element select logic circuit comprises: an inverter which inverts said at least one tag bit of said multibit tag field; a first OR gate which combines the inverted at least one tag bit and said cache reconfiguration designation to produce a first OR gate output; a second OR gate which combines said at least one tag bit of said multibit tag field and said cache reconfiguration designation to produce a second OR gate output; and means for connecting said first and second OR gate outputs to respective first and second portions of said tag array.
Claim 4
Dependent Claim
140 words
A reconfigurable cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, comprising: a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured; a tag element select logic circuit which selectively enables and disables writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; and a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size.
Claim 5
Dependent Claim
140 words
A reconfigurable cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, comprising: a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured; a tag element select logic circuit which selectively enables and disables writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; and a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size.
Claim 6
Dependent Claim
107 words
A reconfigurable cache memory system according to claim 3 wherein said tag element select logic circuit comprises: an inverter which inverts said at least one tag bit of said multibit tag field; a first OR gate which combines the inverted at least one tag bit and said cache reconfiguration designation to produce a first OR gate output; a second OR gate which combines said at least one tag bit of said multibit tag field and said cache reconfiguration designation to produce a second OR gate output; and means for connecting said first and second OR gate outputs to respective first and second portions of said tag array.
Claim 7
Dependent Claim
252 words
A data processing system comprising: a central processing unit; a main memory which is responsive to a main memory address from said central processing unit, said main memory address including a multibit tag field and a multibit line field; and a reconfigurable cache memory system, which is responsive to said main memory address from said central processing unit, said reconfigurable cache memory system comprising: a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured; a tag element select logic circuit which selectively enables and disables writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; a plurality of tag comparators, each of which receives a corresponding one of the plurality of tag elements and the multibit tag field, each tag comparator asserting a corresponding tag hit signal when its received tag element matches the multibit tag field; a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size; and multiplexing means, which receives the plurality of data elements and the plurality of corresponding tag hit signals, for enabling access to a selected one of the plurality of data elements.
Claim 8
Dependent Claim
252 words
A data processing system comprising: a central processing unit; a main memory which is responsive to a main memory address from said central processing unit, said main memory address including a multibit tag field and a multibit line field; and a reconfigurable cache memory system, which is responsive to said main memory address from said central processing unit, said reconfigurable cache memory system comprising: a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured; a tag element select logic circuit which selectively enables and disables writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; a plurality of tag comparators, each of which receives a corresponding one of the plurality of tag elements and the multibit tag field, each tag comparator asserting a corresponding tag hit signal when its received tag element matches the multibit tag field; a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size; and multiplexing means, which receives the plurality of data elements and the plurality of corresponding tag hit signals, for enabling access to a selected one of the plurality of data elements.
Claim 9
Dependent Claim
101 words
A data processing system according to claim 5 wherein said tag element select logic circuit comprises: an inverter which inverts said at least one tag bit of said multibit tag field; a first OR gate which combines the inverted at least one tag bit and said cache reconfiguration designation to produce a first OR gate output; a second OR gate which combines said at least one tag bit and said cache reconfiguration designation to produce a second OR gate output; and means for connecting said first and second OR gate outputs to respective first and second portions of said tag array.
Claim 10
Independent Claim
216 words
A method of reconfiguring a cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, said cache memory system including a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured, said cache memory system also including a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size, said method comprising the steps of: selectively enabling and disabling writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; comparing a corresponding one of the plurality of tag elements and the multibit tag field, to assert a corresponding tag hit signal when the corresponding one of the plurality of tag elements matches the multibit tag field; and multiplexing the plurality of data elements and the plurality of corresponding tag hit signals, to enable access to a selected one of the plurality of data elements.
Claim 11
Independent Claim
216 words
A method of reconfiguring a cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, said cache memory system including a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured, said cache memory system also including a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size, said method comprising the steps of: selectively enabling and disabling writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field; comparing a corresponding one of the plurality of tag elements and the multibit tag field, to assert a corresponding tag hit signal when the corresponding one of the plurality of tag elements matches the multibit tag field; and multiplexing the plurality of data elements and the plurality of corresponding tag hit signals, to enable access to a selected one of the plurality of data elements.
Claim 12
Dependent Claim
88 words
A method according to claim 7 wherein said selectively enabling and disabling step comprises the steps of: inverting said at least one tag bit of said multibit tag field; logically ORing the inverted at least one tag bit and said cache reconfiguration designation to produce a first output; logically ORing said at least one tag bit of said multibit tag field and said cache reconfiguration designation to produce a second output; and providing said first and second outputs to respective first and second portions of said tag array.
Claim 13
Independent Claim
151 words
A method of reconfiguring a cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, said cache memory system including a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured, said cache memory system also including a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size, said method comprising the step of: selectively enabling and disabling writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field.
Claim 14
Independent Claim
151 words
A method of reconfiguring a cache memory system, which is responsive to a main memory address including a multibit tag field and a multibit line field, said cache memory system including a tag array which provides, in response to the multibit line field, a plurality of tag elements which are equal to a predetermined maximum set size into which the cache memory system is configured, said cache memory system also including a data array which provides, in response to the multibit line field, a plurality of data elements, the plurality of data elements being equal to said predetermined maximum set size, said method comprising the step of: selectively enabling and disabling writing of cache update data into selected portions of said tag array, by providing a write enable/disable signal to said tag array in response to a cache reconfiguration designation and at least one tag bit of said multibit tag field.
Claim 15
Dependent Claim
88 words
A method according to claim 9 wherein said selectively enabling and disabling step comprises the steps of: inverting said at least one tag bit of said multibit tag field; logically ORing the inverted at least one tag bit and said cache reconfiguration designation to produce a first output; logically ORing said at least one tag bit of said multibit tag field and said cache reconfiguration designation to produce a second output; and providing said first and second outputs to respective first and second portions of said tag array.
References Cited (Backward Citations)
US4195342A
Cited
US4430712A
Cited
US4503501A
Cited
US4736293A
Cited
US4788656A
Cited
US4853846A
Cited
EP0285172A2
Cited
EP0325420A2
Cited
US5014195A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1997-11-21 | 1998-05-23 | 1998-11-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2001-11-21 | 2002-05-23 | 2002-11-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2005-11-21 | 2006-05-23 | 2006-11-22 | $7700.00 | Window Closed / Lapsed |